A3PN010-QNG48I

Manufacturer Part NumberA3PN010-QNG48I
Description
ManufacturerActel
A3PN010-QNG48I datasheet
 


Specifications of A3PN010-QNG48I

Lead_time63Pack_quantity260
Comm_code85423990  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
Page 1/100

Download datasheet (4Mb)Embed
Next
®
ProASIC
3 nano Flash FPGAs
Features and Benefits
Wide Range of Features
• 10 k to 250 k System Gates
• Up to 36 kbits of True Dual-Port SRAM
• Up to 71 User I/Os
Reprogrammable Flash Technology
• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS Process
• Live at Power-Up (LAPU) Level 0 Support
• Single-Chip Solution
• Retains Programmed Design when Powered Off
High Performance
• 350 MHz System Performance
In-System Programming (ISP) and Security
• Secure ISP Using On-Chip 128-Bit Advanced Encryption
Standard (AES) Decryption via JTAG (IEEE 1532–compliant)
®
• FlashLock
to Secure FPGA Contents
Low Power
• Low-Power ProASIC3 nano Products
• 1.5 V Core Voltage for Low Power
• Support for 1.5 V-Only Systems
• Low-Impedance Flash Switches
High-Performance Routing Hierarchy
• Segmented, Hierarchical Routing and Clock Structure
Table 1 • ProASIC3 nano Devices
ProASIC3 nano Devices
System Gates
Typical Equivalent Macrocells
VersaTiles (D-flip-flops)
2
RAM kbits (1,024 bits)
2
4,608-Bit Blocks
FlashROM Bits
2
Secure (AES) ISP
2
Integrated PLL in CCCs
VersaNet Globals
I/O Banks
Maximum User I/Os (packaged device)
Maximum User I/Os (Known Good Die)
Package Pins
QFN
VQFP
Notes:
1. A3PN030 is available in the Z feature grade only.
2. A3PN030 and smaller devices do not support this feature.
3. For higher densities and support of additional features, refer to the
† A3PN030 and smaller devices do not support this feature.
January 2010
© 2010 Actel Corporation
Advanced I/Os
• 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
• Bank-Selectable I/O Voltages—up to 4 Banks per Chip
• Single-Ended
2.5 V / 1.8 V / 1.5 V
• Wide Range Power Supply Voltage Support per JESD8-B,
Allowing I/Os to Operate from 2.7 V to 3.6 V
• I/O Registers on Input, Output, and Enable Paths
• Selectable Schmitt Trigger Inputs
• Hot-Swappable and Cold-Sparing I/Os
• Programmable Output Slew Rate
• Weak Pull-Up/-Down
• IEEE 1149.1 (JTAG) Boundary Scan Test
• Pin-Compatible Packages across the ProASIC3 Family
Clock Conditioning Circuit (CCC) and PLL
• Up to Six CCC Blocks, One with an Integrated PLL
• Configurable Phase Shift, Multiply/Divide, Delay
Capabilities and External Feedback
• Wide Input Frequency Range (1.5 MHz to 350 MHz)
Embedded Memory
• 1 kbit of FlashROM User Nonvolatile Memory
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)
• True Dual-Port SRAM (except ×18 organization)
Enhanced Commercial Temperature Range
• –20°C to +70°C
A3PN010
A3PN015
A3PN020
10 k
15 k
20 k
86
128
172
260
384
520
1 k
1 k
1 k
4
4
4
2
3
3
34
49
49
34
52
QN48
QN68
QN68
ProASIC3
Advance v0.6
I/O
Standards:
LVTTL,
LVCMOS
and Drive Strength
1
A3PN030
A3PN060
A3PN125
30 k
60 k
125 k
256
512
1,024
768
1,536
3,072
18
36
4
8
1 k
1 k
1 k
Yes
Yes
1
1
6
18
18
2
2
2
77
71
71
83
71
71
QN48, QN68
VQ100
VQ100
VQ100
and
ProASIC3E
handbooks.
®
3.3 V /
A3PN250
250 k
2,048
6,144
36
8
1 k
Yes
1
18
4
68
68
VQ100
I