XE1203 ETC1 [List of Unclassifed Manufacturers], XE1203 Datasheet
XE1203
Available stocks
Related parts for XE1203
XE1203 Summary of contents
Page 1
... XE1203 433MHz / 868MHz / 915MHz Low-power, integrated UHF transceiver GENERAL DESCRIPTION The XE1203 is a single chip transceiver operating in the 868 and 915MHz license-free ISM (Industry Scientific and Medical) frequency bands. Its highly integrated architecture allows external components while maintaining design flexibility ...
Page 2
... Clock Output Interface ................................................................................................................................32 5.6 Default settings at power-up.......................................................................................................................32 6 Application Information ...........................................................................................................................33 6.1 Matching network of the receiver................................................................................................................33 6.2 Matching network of the transmitter ...........................................................................................................33 6.3 VCO tank ....................................................................................................................................................34 6.4 Loop filter of the frequency synthesizer......................................................................................................34 6.5 Reference crystal for the frequency synthesizer ........................................................................................35 6.6 Typical application ......................................................................................................................................36 7 Packaging information .............................................................................................................................37 2 Table of Contents Data Sheet XE1203 D0308-214 ...
Page 3
... The XE1203 is a single-chip integrated circuit solution intended for use as a low cost FSK transceiver to establish a frequency-agile, half-duplex, bi-directional RF link, with NRZ (non-return to zero) data coding. Barker encoder/decoder hardware can be activated to modulate/demodulate the transmitted signal to reduce the effects of fixed-frequency in-band interference. The device is available in a VQFN48 package and is designed to provide a fully functional multi-channel FSK transceiver ...
Page 4
... Input clock of the 3-wires interface IN/OUT Receiver or Transmitter mode selection OUT Transmitter or Receiver clock IN Transmitter input data IN/OUT Transmitter input data or Receiver output data Out Output clock at quartz frequency divided Out Output of the pattern recognition block IN Connected to ground Data Sheet XE1203 D0308-214 ...
Page 5
... Supply voltage Tmr Storage temperature The device is ESD sensitive and should be handled with precaution. 3.2 SPECIFICATIONS 3.2.1 Operating Range Symbol Description VDDop Supply voltage TRop Temperature Clop Load capacitance on digital ports 5 Data Sheet XE1203 Min. Max. Unit -0.5 3.9 V -55 125 °C Min. Max. Unit 2.4 3.6 V -40 85 ° ...
Page 6
... Programmable Ω load. RFOP10 -3 RFOP1 +2 RFOP20 +7 RFOP2 +12 Programmable 433 Each range with its own 868 external components 902 From oscillator running - From oscillator running - Data Sheet XE1203 Typ Max Unit 0 0.85 1. -113 -110 dBm -100 ...
Page 7
... Input power of –106 dBm Data rate = 1154 bps Chip rate = 12.7 kcps From Rx running Fundamental or overtone Exact step is XTAL / 77’824 Mode A Low range:VTHR1 VTHR2 VTHR3 High range:VTHR1 VTHR2 VTHR3 in % VDD in % VDD in % VDD in % VDD Data Sheet XE1203 Min Typ Max Unit - - 2/BR ...
Page 8
... GENERAL DESCRIPTION The XE1203 is a direct conversion (Zero-IF) half-duplex data transceiver. It includes a receiver, a transmitter, a frequency synthesizer and some service blocks. The circuit operates in three frequency ranges (433 MHz, 868MHz and 915MHz) and uses 2-level FSK modulation typical application, the XE1203 is programmed by a microcontroller through the 3-wire serial bus SI, SO, SCK to write to and read from the configuration registers ...
Page 9
... BR where f corresponds to the frequency deviation and BR corresponds to the bit rate. 9 pow BARKER DECODER data dclk data pow BIT SYNCHRONIZER data dclk RTParam_Pattern pow RECOGNIZER ADParam_Pattern ADParam_Psize ADParam_Ptol Figure 1 Demodulation architecture. Data Sheet XE1203 DATA CONTROL data dclk PATTERN pattern D0308-214 ...
Page 10
... FSParam_BR(6:0) has to be set to “000X0000” and the bit FSPARAM_Change_Osr has to be set to ‘1’.^ 10 Figure 2. Bit synchronizer timing diagram The bit synchronizer is on when RTParam_Bsync is high. 152 . Bit rate = int(FSPara m_BR(6 : 0)) 1 Data Sheet XE1203 , D0308-214 ...
Page 11
... Kcps chip rate = 12.7 Kcps Demodulated chips with some residual jitter. chip rate = 12.7 Kcps Figure 3. Data encoding decoding channel. Data Sheet XE1203 FSK MODULATOR BARKER DECODER 11 bit barker code data DCLK data out (information recovered) dclk = 1.145 KHz data rate = 1.145 Kbps ...
Page 12
... ADParam_Ptol register. The next figure shows the pattern matching operation. DATA Bit N-x = (NRZ) Pattern[x] DCLK PATTERN 12 bit0 bit1 bit2 bit3 spread spread spread bit0 bit1 bit2 Bit N-1 = Bit N = Pattern[1] Pattern[0] Figure 5. Pattern matching operation. Data Sheet XE1203 bit4 bit5 bit6 spread spread spread bit3 bit4 bit5 D0308-214 ...
Page 13
... VTHR1 < V VTHR2 RFFIL 1 0 VTHR2 < V VTHR3 RFFIL 1 1 VTHR3 < V RFFIL Table 1 RSSI status description val1 val2 val1 Figure 6. RSSI measurement timing diagram Data Sheet XE1203 ” (see the Configuration SWParam_Rmode2 val3 val4 val5 0 val4 D0308-214 is the RFFIL ...
Page 14
... Since the contents of the configuration register is validated at the rising edge of the enable signal “en”, the FEI block is actually started up at this time Figure 7. Generation of saout_rssi Data Sheet XE1203 D0308-214 ...
Page 15
... The two possible ways of modulation are shown in figure 4-9, where “datain” is the input bit stream. 15 TS_FEI first evaluation xxx val1 val0 xxx val1 F + SignalBW < Baseband_filterBW. offset Data Sheet XE1203 2/BR val2 val3 val4 0 val3 int(x) is the and integer value of the D0308-214 ...
Page 16
... Figure 9. Modulation with and without pre-filtering /t . The value of this ratio is programmable on two values with the rise bit 0 1 Frequency deviation 40 kHz 55 kHz 80 kHz 160 kHz 200 kHz Data Sheet XE1203 t /t rise bit D0308-214 ...
Page 17
... This chip stream is directly applied to the frequency synthesizer without any pre-filtering. The DCLK pin is used for data clock in the transmission mode and this clock is generated by XE1203. The DCLK is applied to the microcontroller, at the falling edge of the each clock a new data bit is supplied by microcontroller. ...
Page 18
... Clock Output for external processor A reference clock could be generated by XE1203 to the external microcontroller. RTParam_Clkout register controls the CLKOUT pin. When it is set to high then CLKOUT is activated. The generated clock can be 1/4, 1/8, 1/16 or 1/32 of the XE1203 reference oscillator. The different divider ratios can be selected by programming “ ...
Page 19
... The falling edge of the SCK signal is used to sample the SI pin to write data into the internal shift register of the XE1203. The rising edge of the SCK signal is used to output data to SO pin by XE1203, so the microcontroller should sample data at the falling edge of SCK. ...
Page 20
... EN signal is low. The actual change will be applied to the transceiver upon the rising edge of the EN signal. The following table summarizes the chip configuration programming Figure 13 Read sequence of configuration register Data Sheet XE1203 D0308-214 ...
Page 21
... Data provided by internal blocks of the transceiver 01110 - 10010 Additional parameters 10011 - 10110 Reference recognition” function Address 10 011 – 11 100 Test of the circuit (reserved) Data Sheet XE1203 Registers used SWParam_mode_1 SWParam_Power_1 SWParam_Rmode_1 SWParam_t_delsig_in_1 SWParam_freq_1 SWParam_mode_2 SWParam_Power_2 SWParam_Rmode_2 SWParam_t_delsig_in_2 SWParam_freq_2 ...
Page 22
... Enable of clkout: 0 -> no signal provided on pad clkout 1 -> signal at quartz frequency divided by 4,8,16,or 32 provided on pad clkout (9.75MHz down to 1.22 MHz) 00010 Rising and falling times in case of pre-filtering in transmitter mode: 0 -> bit duration 1 -> bit duration Data Sheet XE1203 Description D0308-214 ...
Page 23
... Chip_config and pad SWITCH is an output that indicates the mode of the chip 1 -> configuration defined by the pad SWITCH used as an input 00010 Pattern recognition on/off: Data Sheet XE1203 Description Mode of switch: 0 -> off 1 -> on D0308-214 ...
Page 24
... Br = 152.34e3/(int(FSParam_Br)+1), where int(x) = integer value of the binary representation of x. Example: 0000000 -> 152.34 kbps 1111111 -> 1.19 kbps 0000100 -> 32.7 kbps used in Konnex mode 00101 “00011101” with Konnex standard and FSParam_Change_Osr = ‘1’ else “00000000” Data Sheet XE1203 Description D0308-214 ...
Page 25
... Extension of the input vector of the sigma-delta modulator configuration 2 01010 LO frequency in configuration 2: 01011 00…0 -> Flo = middle of the range 0X…X-> Flo = higher than the middle of the range 1X…X-> Flo = lower than the middle of the range Data Sheet XE1203 Description 2’s complement representation D0308-214 ...
Page 26
... Set to zero 01100 Fei output (MSB) 01101 Fei output (LSB) Ferror = (Br/8)*int(DataOut_MSB_fei & DataOut_LSB_fei) Where int(x) = integer value of the binary representation of x. Data Sheet XE1203 Resulting LO setting Note: reference frequency = 39.0 MHz Description D0308-214 ...
Page 27
... Regulation process of the bandwidth of the base-band filter according to the selected bandwidth: 0 -> regulation restarted each time the bandwidth is changed 1 -> no regulation started when the bandwidth is changed 01111 Selection of the XOSC modes: 0 -> CL+ -> CL pF, lower consumption Data Sheet XE1203 Description D0308-214 ...
Page 28
... Threshold for sync acquisition in baker mode 10001 Disable data bidir 0 -> Pad Data used in bidirectional mode. 1 ->Pad Data used as output and Pad datain used as input. 10001 Threshold for tracking baker mode 10010 10010 Number of bits before sync loss for barker decoding algorithm. Data Sheet XE1203 D0308-214 ...
Page 29
... Bit 0 Bit 7 10101010 10010011 10101010 10010011 bits from Byte Address Byte Address 10100 10101 Bit 0 Bit 7 Xxxxxxxx Xxxxxxxx last bit received Data Sheet XE1203 Description st 1 byte of the reference pattern nd 2 byte rd 3 byte th 4 byte Byte Address 10110 Bit 0 Bit 7 ...
Page 30
... OPERATING MODES The XE1203 has 4 main operating modes illustrated in table below. These modes are defined in register SWParam_mode_1 when the configuration 1 is chosen or SWParam_mode_2 when the configuration 2 is chosen. The configuration is defined by the Chip_Config parameter (address 0) when RTParam_Switch_ext is low or by the pad SWITCH when RTParam_Switch_ext is high. Using Chip_config or SWITCH allows switching between any modes of the transceiver ...
Page 31
... -> Figure 15.Switching between modes. Data Sheet XE1203 ITT ...
Page 32
... This default value is used with a 39 MHz crystal running on its fundamental frequency. In the case of overtone operation of the quartz crystal, where the microcontroller uses the XE1203 as a clock source, user should be aware that during power up the XE1203 oscillator starts at fundamental frequency and after programming the oscillator switch to overtone operation ...
Page 33
... MATCHING NETWORK OF THE TRANSMITTER The schematic of the matching network at the output of the transmitter is given below. 33 CR1 RFA LR1 RFB CR2 Typical Value Typical Value Tolerance for 868 MHz for 915 MHz 3.3 pF 1.2 pF 1.5 pF 1 VDD Data Sheet XE1203 XE1203 D0308-214 ...
Page 34
... Typical Value Typical Value Tolerance for 868 MHz for 915 MHz 0 LFB CL2 XE1203 Typical Value Typical Value Tolerance for 868 MHz for 915 MHz 220 pF 220 pF 2.7 k 2.2 k Data Sheet XE1203 Tolerance D0308-214 ...
Page 35
... The overtone crystal usage can result higher oscillator start-up time than fundamental mode. The overtone crystal should be designed for Cload = 8 to 10pF and has parameters of Rm < 60 ohm, C0 < 7pF. 35 Min. value Typ. value - 39.0 MHz (fundamental (*) - - - - - - - - - - - - Table 5 Crystal characteristics Data Sheet XE1203 Max. value - - (*) 10 ppm 10 ppm 5 ppm D0308-214 ...
Page 36
... TYPICAL APPLICATION The simplified circuit diagram for a typical application is shown below. 36 Interface UNIT DSP Microcontroller Data Sheet XE1203 D0308-214 ...
Page 37
... PACKAGING INFORMATION XE1203 comes in a 48-lead VQFN package XEMICS 2003 All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice ...