PE3236EK PEREGRINE [Peregrine Semiconductor Corp.], PE3236EK Datasheet
PE3236EK
Available stocks
Related parts for PE3236EK
PE3236EK Summary of contents
Page 1
Product Description Peregrine’s PE3236 is a high performance integer-N PLL capable of frequency synthesis up to 2.2 GHz. The superior phase noise performance of the PE3236 is ideal for applications such as LMDS / MMDS / WLL basestations and demanding ...
Page 2
Figure 2. Pin Configurations (Top View ...
Page 3
PE3236 Product Specification Table 1. Pin Descriptions (continued) Pin No. Pin Name Interface Mode S_WR Serial 13 D Parallel 4 M Direct 4 Sdata Serial 14 D Parallel 5 M Direct 5 Sclk Serial 15 D Parallel 6 M Direct ...
Page 4
Table 1. Pin Descriptions (continued) Pin No. Pin Name Interface Mode 30 f ALL ALL Dout Serial, Parallel 33 V ALL DD 34 Cext ALL 35 V ALL DD 36 PD_D ALL 37 ...
Page 5
PE3236 Product Specification Table 2. Absolute Maximum Ratings Symbol Parameter/Conditions V Supply voltage DD V Voltage on any input into any input into any output O T Storage temperature range stg Table 3. Operating ...
Page 6
Table 6. AC Characteristics: V Symbol Parameter Control Interface and Latches (see Figures Serial data clock frequency Clk t Serial clock HIGH time ClkH t Serial clock LOW time ClkL Sdata set-up time to Sclk rising ...
Page 7
PE3236 Product Specification Functional Description The PE3236 consists of a prescaler, counters, a phase detector and control logic. The dual modulus prescaler divides the VCO frequency by either 10 or 11, depending on the value of the modulus select. Counters ...
Page 8
Main Counter Chain The main counter chain divides the RF input frequency integer derived from the user in defined values in the “M” and “A” counters composed of the 10/11 dual modulus prescaler, modulus ...
Page 9
PE3236 Product Specification are clocked serially into the enhancement 7 register on the rising edge of Sclk, MSB (B The enhancement register is double buffered to prevent inadvertent control changes during serial loading, with buffer capture of ...
Page 10
Figure 5. Parallel Interface Mode Timing Diagram [ ] M1_WR M2_WR A_WR E_WR Hop_WR Figure 6. Serial Interface Mode Timing Diagram Sdata E_WR Sclk S_WR t DSU ©2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 10 ...
Page 11
PE3236 Product Specification Enhancement Register The functions of the enhancement register bits are shown below with all bits active “high”. Table 9. Enhancement Register Bit Functionality Bit Function Bit 0 Reserved** Bit 1 Reserved** Bit 2 Reserved** Bit 3 Power ...
Page 12
Figure 7. PE3236 Typical Phase Noise vs. Offset (VDD = 3.0 V, Temp = 25° C) -60 -70 -80 -90 -100 -110 -120 100 Figure 8. PE3236 Typical Input Sensitivity vs. Frequency ( -10 -20 -30 -40 500 ...
Page 13
PE3236 Product Specification Handling Requirements All surface mount products which do not meet Level 1 moisture sensitivity requirements are processed through dry bake and pack procedure. The necessary data is recorded on the caution label of each shipment. The 44-lead ...
Page 14
... SEE DETAIL A Table 10. Ordering Information Order Code Part Marking 3236-21 PE3236 PE3236-44PLCC-27A 3236-22 PE3236 PE3236-44PLCC-500C 3236-00 PE3236EK PE3236-44PLCC-EVAL KIT ©2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 0.045 X 45° 1* PIN 1 2* 0.027 (WIDTH OF LEAD SLOT) 50X 45° 0.180 MAX. ...
Page 15
PE3236 Product Specification Sales Offices The Americas Peregrine Semiconductor Corporation 9450 Carroll Park Drive San Diego, CA 92121 Tel: 858-731-9400 Fax: 858-731-9499 Europe Peregrine Semiconductor Europe Bâtiment Maine 13-15 rue des Quatre Vents F-92380 Garches, France Tel: +33-1-47-41-91-73 Fax : ...