DS1747WP-C01 Maxim Integrated, DS1747WP-C01 Datasheet - Page 15

no-image

DS1747WP-C01

Manufacturer Part Number
DS1747WP-C01
Description
Real Time Clock
Manufacturer
Maxim Integrated
Datasheet
AC TEST CONDITIONS
Output Load: 50 pF + 1TTL Gate
Input Pulse Levels: 0 to 3.0V
Timing Measurement Reference Levels:
Input Pulse Rise and Fall Times: 5ns
NOTES:
1) Voltages are referenced to ground.
2) Typical values are at +25°C and nominal supplies.
3) Outputs are open.
4) Battery switchover occurs at the lower of either the battery terminal voltage or V
5) Data-retention time is at +25°C.
6) Each DS1747 has a built-in switch that disconnects the lithium source until the user first applies V
7) RTC encapsulated DIP (EDIP) modules can be successfully processed through conventional wave-
8) t
9) t
10) t
PACKAGE INFORMATION
For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages.
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the
drawing pertains to the package regardless of RoHS status.
PACKAGE TYPE
The expected t
in the absence of V
soldering techniques as long as temperatures as long as temperature exposure to the lithium energy
source contained within does not exceed +85°C. Post-solder cleaning with water-washing techniques
is acceptable, provided that ultra-sonic vibration is not used.
See the PowerCap package drawing on our website for details regarding the PowerCap package
(www.maxim-ic.com/packages).
AH1
AH2
WC
, t
, t
34 PWRCP
Input: 1.5V
Output: 1.5V
= 200ns.
32 EDIP
DH1
DH2
are measured from WE going high.
are measured from CE going high.
DR
is defined for DIP modules and assembled PowerCap modules as accumulative time
CC
starting from the time power is first applied by the user.
PACKAGE CODE
MDT32+4
PC2+1
15 of 16
OUTLINE NO.
21-0245
21-0246
LAND PATTERN NO.
PF
.
Note that a “+”,
CC
.

Related parts for DS1747WP-C01