MAX11635EEE+T Maxim Integrated, MAX11635EEE+T Datasheet

no-image

MAX11635EEE+T

Manufacturer Part Number
MAX11635EEE+T
Description
Analog to Digital Converters - ADC 12-Bit 4Ch 300ksps High Speed ADC
Manufacturer
Maxim Integrated
Datasheet

Specifications of MAX11635EEE+T

Rohs
yes
Number Of Channels
4/2
Architecture
SAR
Conversion Rate
300 KSPs
Resolution
12 bit
Input Type
Single-Ended/Differential
Snr
71 dB
Interface Type
3-Wire, SPI
Operating Supply Voltage
2.7 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Maximum Power Dissipation
667 mW
Number Of Converters
1
The MAX11634–MAX11637 are serial 12-bit analog-to-
digital converters (ADCs) with an internal reference and
true differential track/hold. These devices feature on-chip
FIFO, scan mode, internal clock mode, internal averag-
ing, and AutoShutdown™. The maximum sampling rate is
300ksps using an external clock. The MAX11636/
MAX11637 have 8 input channels and the MAX11634/
MAX11635 have 4 input channels. These four devices
operate from either a +3V supply or a +5V supply, and
contain a 10MHz SPI™-/QSPI™-/MICROWIRE™-compati-
ble serial port.
The MAX11634–MAX11637 are available in a 16-pin
QSOP package. All four devices are specified over the
extended -40°C to +85°C temperature range.
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
19-5962; Rev 1; 9/11
+ Denotes a lead(Pb)-free/RoHS-compliant package.
T = Tape and reel.
AutoShutdown is a trademark of Maxim Integrated Products, Inc.
SPI/QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.
MAX11634EEE+T
MAX11635EEE+T
MAX11636EEE+T
MAX11637EEE+T
System Supervision
Data-Acquisition Systems
Industrial Control Systems
Patient Monitoring
Data Logging
Instrumentation
PART
________________________________________________________________ Maxim Integrated Products
12-Bit, 300ksps ADCs with Differential
General Description
NUMBER OF INPUTS
4 Single-Ended/
4 Single-Ended/
8 Single-Ended/
8 Single-Ended/
2 Differential
2 Differential
4 Differential
4 Differential
Track/Hold, and Internal Reference
Applications
SU PPL Y VO L T A G E ( V)
4.75 to 5.25
4.75 to 5.25
2.7 to 3.6
2.7 to 3.6
Ordering Information/Selector Guide
o Analog Multiplexer with True Differential Track/Hold
o Single Supply
o External Reference: 1V to V
o 16-Entry First-In/First-Out (FIFO)
o Scan Mode, Internal Averaging, and Internal Clock
o Accuracy: ±1 LSB INL, ±1 LSB DNL, No Missing
o 10MHz 3-Wire SPI-/QSPI-/MICROWIRE-Compatible
o Small 16-Pin QSOP Package
Codes Over Temperature
Interface
2.7V to 3.6V (MAX11635/MAX11637)
4.75V to 5.25V (MAX11634/MAX11636)
8-/4-Channel Single-Ended
4-/2-Channel True Differential
Unipolar or Bipolar Inputs
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
TEMP RANGE
DD
PIN-PACKAGE
16 QSOP
16 QSOP
16 QSOP
16 QSOP
Features
1

Related parts for MAX11635EEE+T

MAX11635EEE+T Summary of contents

Page 1

... Data-Acquisition Systems Industrial Control Systems Patient Monitoring Data Logging Instrumentation PART NUMBER OF INPUTS 4 Single-Ended/ MAX11634EEE+T 2 Differential 4 Single-Ended/ MAX11635EEE+T 2 Differential 8 Single-Ended/ MAX11636EEE+T 4 Differential 8 Single-Ended/ MAX11637EEE+T 4 Differential + Denotes a lead(Pb)-free/RoHS-compliant package Tape and reel. AutoShutdown is a trademark of Maxim Integrated Products, Inc. SPI/QSPI are trademarks of Motorola, Inc. ...

Page 2

ADCs with Differential Track/Hold, and Internal Reference ABSOLUTE MAXIMUM RATINGS V to GND ..............................................................-0.3V to +6V DD CS, SCLK, DIN, EOC, DOUT to GND.........-0. AIN0–AIN5, REF-/AIN6, CNVST/AIN7, REF+ to GND.........................................-0. Maximum Current into any ...

Page 3

ADCs with Differential Track/Hold, and Internal Reference ELECTRICAL CHARACTERISTICS (continued 2.7V to 3.6V (MAX11635/MAX11637 (external clock, 50% duty cycle), V REF unless otherwise noted. Typical values are at T PARAMETER SYMBOL CONVERSION RATE Power-Up ...

Page 4

ADCs with Differential Track/Hold, and Internal Reference ELECTRICAL CHARACTERISTICS (continued 2.7V to 3.6V (MAX11635/MAX11637 (external clock, 50% duty cycle 2.5V (MAX11635/MAX11637), V REF unless otherwise noted. Typical values are at T PARAMETER ...

Page 5

ADCs with Differential Track/Hold, and Internal Reference TIMING CHARACTERISTICS (Figure 1) PARAMETER SYMBOL SCLK Clock Period SCLK Pulse-Width High SCLK Pulse-Width Low SCLK Fall to DOUT Transition Rise to DOUT Disable Fall to DOUT Enable DIN to SCLK ...

Page 6

ADCs with Differential Track/Hold, and Internal Reference ( 2.5V 4.8MHz REF SCLK V = 4.096V 4.8MHz, C REF SCLK LOAD DIFFERENTIAL NONLINEARITY vs. OUTPUT CODE 1.0 0.8 0.6 ...

Page 7

V = 2.5V 4.8MHz REF SCLK V = 4.096V 4.8MHz, C REF SCLK LOAD SUPPLY CURRENT vs. SUPPLY VOLTAGE 2000 1800 INTERNAL REFERENCE 1600 1400 1200 EXTERNAL REFERENCE 1000 800 600 ...

Page 8

ADCs with Differential Track/Hold, and Internal Reference ( 2.5V 4.8MHz REF SCLK V = 4.096V 4.8MHz, C REF SCLK LOAD INTERNAL REFERENCE VOLTAGE vs. SUPPLY VOLTAGE 4.099 4.098 ...

Page 9

ADCs with Differential Track/Hold, and Internal Reference ( 2.5V 4.8MHz REF SCLK V = 4.096V 4.8MHz, C REF SCLK LOAD OFFSET ERROR vs. TEMPERATURE 1.5 1.3 1.1 0.9 ...

Page 10

ADCs with Differential Track/Hold, and Internal Reference TOP VIEW ( ) PINOUT FOR THE MAX11634/MAX11635. PIN NAME MAX11634 MAX11636 MAX11635 MAX11637 1–4 — AIN0–AIN3 5, 6 — N.C. 7 — REF- 8 — REF ...

Page 11

ADCs with Differential Track/Hold, and Internal Reference CS t CSS0 t CL SCLK DIN t DOE DOUT Figure 1. Detailed Serial-Interface Timing Diagram CS DIN SCLK CNVST AIN0 AIN1 AIN7 REF- REF+ Figure 2. ...

Page 12

ADCs with Differential Track/Hold, and Internal Reference Converter Operation The MAX11634–MAX11637 ADCs use a fully differen- tial, successive-approximation register (SAR) conver- sion technique and an on-chip T/H block to convert temperature and voltage signals into a 12-bit digital ...

Page 13

ADCs with Differential Track/Hold, and Internal Reference REF AIN0–AIN7 DAC GND (SINGLE-ENDED); AIN0, AIN2, AIN4, AIN6 CIN+ (DIFFERENTIAL) HOLD GND CIN- (SINGLE-ENDED); AIN1, AIN3, AIN5, AIN7 HOLD (DIFFERENTIAL Figure 3. Equivalent Input Circuit Address the ...

Page 14

ADCs with Differential Track/Hold, and Internal Reference Applications Information Register Descriptions The MAX11634–MAX11637 communicate between the internal registers and the external circuitry through the SPI/QSPI-compatible serial interface. Table 1 details the registers and the bit names. Tables 2–7 ...

Page 15

ADCs with Differential Track/Hold, and Internal Reference Table 2. Conversion Register* BIT BIT FUNCTION NAME — 7 (MSB) Set select conversion register X 6 Don’t care CHSEL2 5 Analog input channel select CHSEL1 4 Analog ...

Page 16

ADCs with Differential Track/Hold, and Internal Reference Table 3. Setup Register* BIT NAME BIT — 7 (MSB) Set select setup register — 6 Set select setup register CKSEL1 5 Clock mode and ...

Page 17

ADCs with Differential Track/Hold, and Internal Reference Output Data Format Figures 4–7 illustrate the conversion timing for the MAX11634–MAX11637. The 12-bit conversion result is output in MSB-first format with four leading zeros. DIN data is latched into the ...

Page 18

ADCs with Differential Track/Hold, and Internal Reference Table 6. Averaging Register* BIT NAME BIT — 7 (MSB) Set select averaging register — 6 Set select averaging register — 5 Set to 1 ...

Page 19

ADCs with Differential Track/Hold, and Internal Reference Internally Timed Acquisitions and Conversions Using CNVST Performing Conversions in Clock Mode 00 In clock mode 00, the wake-up, acquisition, conversion, and shutdown sequences are initiated through CNVST and performed automatically ...

Page 20

ADCs with Differential Track/Hold, and Internal Reference CNVST (ACQUISITION1) (ACQUISITION2) CS (CONVERSION1) SCLK DOUT EOC REQUEST MULTIPLE CONVERSIONS BY SETTING CNVST LOW FOR EACH CONVERSION. Figure 5. Clock Mode 01 (CONVERSION BYTE) DIN CS SCLK DOUT EOC THE ...

Page 21

ADCs with Differential Track/Hold, and Internal Reference DIN (ACQUISITION1) CS SCLK DOUT EOC EXTERNALLY TIMED ACQUISITION, SAMPLING AND CONVERSION WITHOUT CNVST. Figure 7. Clock Mode 11 Partial Reads and Partial Writes If the first byte of an entry ...

Page 22

ADCs with Differential Track/Hold, and Internal Reference OUTPUT CODE FULL-SCALE TRANSITION 11. . .111 11. . .110 11. . .101 00. . .011 00. . .010 00 001 00 000 ...

Page 23

ADCs with Differential Track/Hold, and Internal Reference Chip Information PROCESS: BiCMOS ______________________________________________________________________________________ Package Information For the latest package outline information and land patterns (footprints www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the package code ...

Page 24

... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 24 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2011 Maxim Integrated Products DESCRIPTION Maxim is a registered trademark of Maxim Integrated Products, Inc ...

Related keywords