MAX11058ECB+T Maxim Integrated, MAX11058ECB+T Datasheet - Page 18

no-image

MAX11058ECB+T

Manufacturer Part Number
MAX11058ECB+T
Description
Analog to Digital Converters - ADC 14Bit 6Ch Simult Sampling
Manufacturer
Maxim Integrated
Datasheet

Specifications of MAX11058ECB+T

Rohs
yes
Number Of Channels
6
Architecture
SAR
Conversion Rate
250 KSPs
Resolution
14 bit
Input Type
Single-Ended
Snr
85.3 dB
Interface Type
Parallel
Operating Supply Voltage
2.7 V to 5.25 V, 4.75 V to 5.25 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Maximum Power Dissipation
3478 mW
Minimum Operating Temperature
- 40 C
Number Of Converters
6
Voltage Reference
4.096 V
4-/6-/8-Channel, 16-/14-Bit,
Simultaneous-Sampling ADCs
Bypass AVDD and DVDD to the ground plane with
0.1µF ceramic chip capacitors on each pin as close as
possible to the device to minimize parasitic inductance.
Add at least one bulk 10µF decoupling capacitor to
AVDD and DVDD per PCB. Interconnect all of the
AVDD inputs and DVDD inputs using two solid power
planes. For best performance, bring the AVDD power
plane in on the analog interface side of the devices and
the DVDD power plane from the digital interface side of
the devices.
Figure 4. Programming Configuration-Register Timing Requirements
Figure 5. Readout Timing Requirements
18
______________________________________________________________________________________
(USER SUPPLIED)
(USER SUPPLIED)
(USER SUPPLIED)
(USER SUPPLIED)
(USER SUPPLIED)
DB0–DB15
CR0–CR3
CS
RD
WR
CS
t
8
t
12
t
9
t
3
S
n
t
10
t
13
CONFIGURATION
t
4
REGISTER
t
11
For sampling periods near minimum (1µs) use a 1nF
C0G ceramic chip capacitor between each of the chan-
nel inputs to the ground plane as close as possible to the
devices. This capacitor reduces the inductance seen by
the sampling circuitry and reduces the voltage transient
seen by the input source circuit.
t
6
t
7
t
5
S
n + 1

Related parts for MAX11058ECB+T