MAX192BEWP-T Maxim Integrated, MAX192BEWP-T Datasheet - Page 20

• Manufacturer Part Number: MAX192BEWP-T
• Description: Analog to Digital Converters - ADC
• Manufacturer: Maxim Integrated

Specifications of MAX192BEWP-T

• Number Of Channels: 8
• Architecture: SAR
• Conversion Rate: 133 KSPs
• Resolution: 10 bit
• Input Type: Single-Ended/Differential
• Snr: Yes
• Interface Type: 4-Wire (SPI, Microwire, QSPI, TMS320)
• Operating Supply Voltage: 4.75 V to 5.25 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: SOIC-20 Wide
• Maximum Power Dissipation: 640 mW
• Minimum Operating Temperature: - 40 C
• Number Of Converters: 1
• Voltage Reference: 4.096 V

Figure 22 shows an application circuit to interface the
MAX192 to the TMS320 in external clock mode. The
timing diagram for this interface circuit is shown in
Figure 23.
Use the following steps to initiate a conversion in the
MAX192 and to read the results:
1)
2)
3)
Low-Power, 8-Channel,
Serial 10-Bit ADC
Figure 19. MAX192 QSPI Connection
20
ANALOG
______________________________________________________________________________________
INPUTS
The TMS320 should be configured with CLKX
(transmit clock) as an active-high output clock and
CLKR (TMS320 receive clock) as an active-high
input clock. CLKX and CLKR of the TMS320 are
tied together with the SCLK input of the MAX192.
The MAX192 CS is driven low by the XF_ I/O port
of the TMS320 to enable data to be clocked into
DIN of the MAX192.
An 8-bit word (1XXXXX11) should be written to the
MAX192 to initiate a conversion and place the
device into external clock mode. Refer to Table 3
to select the proper XXXXX bit values for your spe-
cific application.
10
1
2
3
4
5
6
7
8
9
CH0
CH1
CH2
CH3
CH4
CH5
CH6
CH7
AGND
SHDN
TMS320 to MAX192 Interface
MAX192
REFADJ
SSTRB
DGND
AGND
DOUT
SCLK
VREF
V
DIN
CS
DD
20
19
18
17
16
15
14
13
12
11
0.1 F
0.1 F
+
4.7 F
4)
5)
6)
4.7 F
The SSTRB output of the MAX192 is monitored via
the FSR input of the TMS320. A falling edge on the
SSTRB output indicates that the conversion is in
progress and data is ready to be received from
the MAX192.
The TMS320 reads in one data bit on each of the
next 16 rising edges of SCLK. These data bits rep-
resent the 10-bit conversion result and two sub-
LSBs, followed by four trailing bits, which should
be ignored.
Pull CS high to disable the MAX192 until the next
conversion is initiated.
+5V
0.01 F
* CLOCK CONNECTIONS NOT SHOWN
SCK
PCS0
MOSI
MISO
V
DDI
, V
V
DDE
SSI
, V
MC68HC16
DDSYN
V
SSE
, V
STBY