LCMXO2-1200ZE-1UWG25ITR50 Lattice, LCMXO2-1200ZE-1UWG25ITR50 Datasheet - Page 18

no-image

LCMXO2-1200ZE-1UWG25ITR50

Manufacturer Part Number
LCMXO2-1200ZE-1UWG25ITR50
Description
FPGA - Field Programmable Gate Array 19 LUTs 19 IO 1.2V 1 Spd
Manufacturer
Lattice
Datasheet

Specifications of LCMXO2-1200ZE-1UWG25ITR50

Rohs
yes
Number Of Gates
1200
Embedded Block Ram - Ebr
64 Kbit
Number Of I/os
19
Maximum Operating Frequency
400 MHz
Operating Supply Voltage
1.2 V
Maximum Operating Temperature
+ 100 C
Mounting Style
SMD/SMT
Package / Case
WLCPS-25
Distributed Ram
10 Kbit
Operating Supply Current
56 uA
Figure 2-11. Group of Four Programmable I/O Cells
Notes:
1. Input gearbox is available only in PIC on the bottom edge of MachXO2-640U, MachXO2-1200/U and larger devices.
2. Output gearbox is available only in PIC on the top edge of MachXO2-640U, MachXO2-1200/U and larger devices.
Core Logic/
Routing
1 PIC
Gearbox
Input
Gearbox
Output
2-14
Register Block
Register Block
Register Block
Register Block
Register Block
Register Block
Register Block
Register Block
Input Register
Input Register
Input Register
Input Register
& Tristate
& Tristate
& Tristate
& Tristate
Output
Output
Output
Output
Block
Block
Block
Block
PIO A
PIO B
PIO C
PIO D
MachXO2 Family Data Sheet
Pin
Pin
Pin
Pin
A
B
C
D
Architecture

Related parts for LCMXO2-1200ZE-1UWG25ITR50