24LC1025-I/SM Microchip Technology, 24LC1025-I/SM Datasheet - Page 11

no-image

24LC1025-I/SM

Manufacturer Part Number
24LC1025-I/SM
Description
IC EEPROM 1MBIT 400KHZ 8SOIC
Manufacturer
Microchip Technology
Datasheets

Specifications of 24LC1025-I/SM

Memory Size
1M (128K x 8)
Package / Case
8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Speed
400kHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Organization
128 K x 8
Interface Type
I2C
Maximum Clock Frequency
0.4 MHz
Access Time
900 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.5 V
Maximum Operating Current
5 mA
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Supply Voltage
3.3 V, 5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
24LC1025-I/SM
Manufacturer:
FREESCALE
Quantity:
101
Part Number:
24LC1025-I/SM
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
24LC1025-I/SM
Quantity:
2 381
7.0
Since the device will not acknowledge during a write
cycle, this can be used to determine when the cycle is
complete. (This feature can be used to maximize bus
throughput.) Once the Stop condition for a Write
command has been issued from the master, the device
initiates the internally timed write cycle. ACK polling
can be initiated immediately. This involves the master
sending a Start condition, followed by the control byte
for a Write command (R/W = 0). If the device is still
busy with the write cycle, then no ACK will be returned.
If no ACK is returned, then the Start bit and control byte
must be resent. If the cycle is complete, then the device
will return the ACK and the master can then proceed
with the next Read or Write command. See
for flow diagram.
 2011 Microchip Technology Inc.
Note:
ACKNOWLEDGE POLLING
Care must be taken when polling the
24XX1025. The control byte that was
used to initiate the write needs to match
the control byte used for polling.
24AA1025/24LC1025/24FC1025
Figure 7-1
FIGURE 7-1:
Initiate Write Cycle
Send Control Byte
Write Command
with R/W = 0
Condition to
Acknowledge
Send Stop
Send Start
Did Device
(ACK = 0)?
Operation
Send
Next
ACKNOWLEDGE
POLLING FLOW
Yes
DS21941H-page 11
No

Related parts for 24LC1025-I/SM