BR24L02FVM-WTR Rohm Semiconductor, BR24L02FVM-WTR Datasheet - Page 8

IC EEPROM 2KBIT 400KHZ 8MSOP

BR24L02FVM-WTR

Manufacturer Part Number
BR24L02FVM-WTR
Description
IC EEPROM 2KBIT 400KHZ 8MSOP
Manufacturer
Rohm Semiconductor
Datasheets

Specifications of BR24L02FVM-WTR

Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
2K (256 x 8)
Speed
400kHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
Organization
256 K x 8
Interface Type
2-Wire
Maximum Clock Frequency
0.1 MHz
Access Time
3500 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
1.8 V
Maximum Operating Current
2 mA
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Supply Voltage
1.8 V, 5.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
BR24L02FVM-WTR
Manufacturer:
Rohm Semiconductor
Quantity:
61 065
Part Number:
BR24L02FVM-WTR
Manufacturer:
ROHM
Quantity:
2 837
Part Number:
BR24L02FVM-WTR
Manufacturer:
ROHM
Quantity:
8 000
Part Number:
BR24L02FVM-WTR
Manufacturer:
ROHM/罗姆
Quantity:
20 000
The above numbers are maximum bytes for respective types. Any bytes
below these can be written.
Notes on write cycle continuous input
Notes on page write cycle
Write protect terminal (WP)
List of numbers of page write
In the case of BR24L02-W, 1 page = 8 bytes, but the page write cycle write time is 5ms at
maximum for 8byte bulk write.
It does not stand 5ms at maximum x 8 bytes = 40ms (Max.).
When WP terminal is set Vcc (H level), data rewrite of all addresses is prohibited. When it is set GND (L level), data rewrite of all
addresses is enabled. Be sure to connect this terminal to Vcc or GND, or control it to H level or L level. Do not use it open.
At extremely low voltage at power ON/OFF, by setting the WP terminal "H", mistake write can be prevented.
During tWR, set the WP terminal always to "L". If it is set "H", write is forcibly terminated.
Write protect function (WP)
Number of
Product
number
pages
LINE
SDA
S
T
A
R
T
1 0
BR24L01A-W
BR24L02-W
ADDRESS
1
SLAVE
8 Byte
0
Note)
Note)
A2
A1
A0
W
W
R
T
E
R
I
/
A
C
K
*1
WA
7
Note)
ADDRESS (n)
WORD
BR24L04-W
BR24L08-W
BR24L16-W
16 Byte
1
Fig.42 Difference of each type of slave address
WA
0
0
A
C
K
D7
1 0 1 0
Fig.42 スレイブアドレスの各機種の違い
1
DATA (n)
Fig.41 Page write cycle
0
BR24L32-W
BR24L64-W
32 Byte
A2
D0
1
8/16
A2A1A0
C
A
K
* 1 * 2 * 3
*1 BR24L01A-W becomes Don't Care.
*2 BR24L04W-W, BR24L08-W, and BR24L16-W become (n + 15).
*3 BR24L32-W and BR24L64-W become (n + 31).
A1
DATA (n+7)
*3
A0
For example, when it is started from address 06h,
therefore, increment is made as below,
06h → 07h → 00h → 01h ---, which please note.
* 06h --- 06 in hexadecimal, therefore, 00000110 becomes a binary
*2
*3
06h
number.
D0
Internal address increment
Page write mode (in the case of BR24L02-W)
A
C
K
O
S
T
P
At STOP (stop bit),
write starts.
WA7
0
0
0
0
0
0
*1 In BR24L16-W, A2 becomes P2.
*2 In BR24L08-W, BR24L16-W, A1 becomes P1.
*3 In BR24L04-W, A0 becomes PS, and in BR24L08-W
and BR24L16-W, A0 becomes P0.
tWR (maximum : 5ms)
Command is not accepted for this period.
Significant bit is fixed.
No digit up
Next command
1 0 1 0
WA4
0
0
0
0
0
0
WA3
0
0
0
0
0
0
WA2
0
0
0
1
1
0
WA1 WA0
0
0
1
1
1
0
0
1
0
0
1
0
Increment

Related parts for BR24L02FVM-WTR