24LC21A/P Microchip Technology, 24LC21A/P Datasheet
24LC21A/P
Specifications of 24LC21A/P
Available stocks
Related parts for 24LC21A/P
24LC21A/P Summary of contents
Page 1
... Pb-Free and RoHS Compliant Description: The Microchip Technology Inc. 24LC21A is a 128 x 8-bit dual-mode Electrically Erasable PROM. This device is designed for use in applications requiring storage and serial transmission of configuration and control informa- tion. Two modes of operation have been implemented: Transmit-Only mode and Bidirectional mode ...
Page 2
... I — 30 CCS μA — 100 0. +1.0V CC Conditions ≥ 2.7V (Note < 2.7V (Note) CC (Note mA 2.5V (Note OUT 5.0V (Note 25° MHz A CLK 5.5V, SCL = 400 kHz 3.0V, SDA = SCL = 5.5V, SDA = SCL = CLK SS © 2008 Microchip Technology Inc. ...
Page 3
... This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from Microchip’s web site at www.microchip.com. © 2008 Microchip Technology Inc. Vcc = 2.5-5.5V Vcc = 4.5 - 5.5V Standard Mode Fast Mode Min ...
Page 4
... On the rising edge of the tenth clock cycle, the device will output the first valid data bit which will be the Most Significant bit in address 00h. (Figure 2-2). Tvaa Null Bit Bit 1 (MSB) Tvaa Bit 7 Tvaa Bit 8 Bit 7 11 © 2008 Microchip Technology Inc. ...
Page 5
... SDA VCLK count = 1 2 VCLK © 2008 Microchip Technology Inc. Once the device has switched into the Bidirectional mode, the VCLK input is disregarded, with the exception that a logic high level is required to enable write capability. This mode supports a two-wire Bidirectional data transmission protocol (I ...
Page 6
... VESA’s Display Data Channel (DDC) Standard Proposal ver. 2p rev. 0, used by permission of VESA. 2: The dash box and text “The 24LC21A and... inside dash box.” are added by Microchip Technology Inc. 3: Vsync signal is normally used to derive a signal for VCLK pin on the 24LC21A. ...
Page 7
... SCL SDA Start Condition © 2008 Microchip Technology Inc. Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of the data bytes transferred between the Start and Stop conditions is determined by the master device and is theoretically unlimited, although only the last eight will be stored when doing a write operation ...
Page 8
... Acknowledge bit if the slave address was true and it is not in a programming mode. Operation Slave Address Read 1010000 Write 1010000 DS21160G-page 8 V HYS : STA T HIGH DAT DAT T AA FIGURE 3-7: Start generates R STO Stop STO T BUF CONTROL BYTE ALLOCATION Read/Write R/W A Slave Address © 2008 Microchip Technology Inc. ...
Page 9
... Note, however, that the VCLK is ignored during the self-timed program operation. Changing VCLK from high-to-low during the self-timed program operation will not halt programming of the device. © 2008 Microchip Technology Inc. 24LC21A 4.2 Page Write The write control byte, word address and the first data byte are transmitted to the 24LC21A in the same way byte write ...
Page 10
... VCLK WRITE ENABLE TIMING SCL SDA IN VCLK T VHST FIGURE 4-3: PAGE WRITE S T Bus Activity A Control Master R Byte T SDA Line Bus Activity K VCLK DS21160G-page 10 Word Control Address Byte STA HD STO Word Data Address Data ( Data SPVL Data © 2008 Microchip Technology Inc. ...
Page 11
... Did Device No Acknowledge (ACK = 0)? Yes Next Operation © 2008 Microchip Technology Inc. 24LC21A 6.0 WRITE PROTECTION When using the 24LC21A in the Bidirectional mode, the VCLK pin can be used as a write-protect control pin. Setting VCLK high allows normal write operations, while setting VCLK low prevents writing to any location in the array ...
Page 12
... V is below 1.5 volts at nominal conditions. The SDA, SCL and VCLK inputs have Schmitt Trigger and filter circuits which suppress noise spikes to assure proper device operation even on a noisy bus Data threshold detector circuit CC CC © 2008 Microchip Technology Inc. ...
Page 13
... FIGURE 7-2: RANDOM READ Bus Activity Control R Master Byte T SDA Line BUS Activity FIGURE 7-3: SEQUENTIAL READ Bus Activity Master Control Data n Byte SDA Line Bus Activity © 2008 Microchip Technology Inc Word Control R Address Byte Data n+2 Data n 24LC21A S T Data n ...
Page 14
... VCLK This pin is the clock input for the Transmit-Only mode (DDC1). In the Transmit-Only mode, each bit is clocked out on the rising edge of this signal. In the Bidirectional mode, a high logic level is required on this pin to enable write capability. DS21160G-page 14 © 2008 Microchip Technology Inc. ...
Page 15
... Standard marking consists of Microchip part number, year code, week code, traceability code (facility code, mask rev#, and assembly code). © 2008 Microchip Technology Inc. 24LC21A Example: 24LC21A I/PNNN ...
Page 16
... DS21160G-page 16 PLO %RG\ >3',3@ © 2008 Microchip Technology Inc. ...
Page 17
... Microchip Technology Inc. 24LC21A PP %RG\ >62,&@ α φ β DS21160G-page 17 ...
Page 18
... DS21160G-page 18 PP %RG\ >62,&@ © 2008 Microchip Technology Inc. ...
Page 19
... APPENDIX A: REVISION HISTORY Revision F Corrections to Section 1.0, Electrical Characteristics. Revision G (07/2008) Features Section - Deleted Commercial Temp and added Pb-free; Revised Description; Table 1-1, Deleted Commercial Temp; Added Package Drawings: Revised Product ID section. © 2008 Microchip Technology Inc. 24LC21A DS21160G-page 19 ...
Page 20
... NOTES: DS21160G-page 20 © 2008 Microchip Technology Inc. ...
Page 21
... To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions. © 2005 Microchip Technology Inc. CUSTOMER SUPPORT Users of Microchip products can receive assistance through several channels: • Distributor or Representative • ...
Page 22
... What deletions from the document could be made without affecting the overall usefulness there any incorrect or misleading information (what and where)? 7. How would you improve this document? DS21160G-page 22 Total Pages Sent ________ FAX: (______) _________ - _________ N Literature Number: DS21160G © 2005 Microchip Technology Inc. ...
Page 23
... Device: 24LC21A Dual Mode Serial EEPROM 24LC21AT Dual Mode Serial EEPROM (Tape and Reel) Temperature I -40°C to +85°C Range: Package Plastic DIP (300 mil Body), 8-lead SN = Plastic SOIC (3.90 mm Body), 8-lead © 2008 Microchip Technology Inc. XXX Pattern 24LC21A . DS21160G-page 23 ...
Page 24
... NOTES: DS21160G-page 24 © 2008 Microchip Technology Inc. ...
Page 25
... PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 26
... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2008 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...