AT26DF081A-SSU Atmel, AT26DF081A-SSU Datasheet - Page 30

IC FLASH 8MBIT 70MHZ 8SOIC

AT26DF081A-SSU

Manufacturer Part Number
AT26DF081A-SSU
Description
IC FLASH 8MBIT 70MHZ 8SOIC
Manufacturer
Atmel
Datasheet

Specifications of AT26DF081A-SSU

Format - Memory
FLASH
Memory Type
DataFLASH
Memory Size
8M (4096 pages x 256 bytes)
Speed
70MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT26DF081A-SSU
Manufacturer:
ST
0
Part Number:
AT26DF081A-SSU
Manufacturer:
ATMEL
Quantity:
20 000
Part Number:
AT26DF081A-SSU-B
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT26DF081A-SSU-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
11.4
Figure 11-4. Hold Mode
30
Hold
HOLD
AT26DF081A
SCK
CS
The HOLD pin is used to pause the serial communication with the device without having to stop
or reset the clock sequence. The Hold mode, however, does not have an affect on any internally
self-timed operations such as a program or erase cycle. Therefore, if an erase cycle is in prog-
ress, asserting the HOLD pin will not pause the operation, and the erase cycle will continue until
it is finished.
The Hold mode can only be entered while the CS pin is asserted. The Hold mode is activated
simply by asserting the HOLD pin during the SCK low pulse. If the HOLD pin is asserted during
the SCK high pulse, then the Hold mode won't be started until the beginning of the next SCK low
pulse. The device will remain in the Hold mode as long as the HOLD pin and CS pin are
asserted.
While in the Hold mode, the SO pin will be in a high-impedance state. In addition, both the SI pin
and the SCK pin will be ignored. The WP pin, however, can still be asserted or deasserted while
in the Hold mode.
To end the Hold mode and resume serial communication, the HOLD pin must be deasserted
during the SCK low pulse. If the HOLD pin is deasserted during the SCK high pulse, then the
Hold mode won't end until the beginning of the next SCK low pulse.
If the CS pin is deasserted while the HOLD pin is still asserted, then any operation that may
have been started will be aborted, and the device will reset the WEL bit in the Status Register
back to the logical “0” state.
Hold
Hold
Hold
3600G–DFLASH–06/09

Related parts for AT26DF081A-SSU