M24128-BWMN6 STMicroelectronics, M24128-BWMN6 Datasheet - Page 6

IC EEPROM 128KBIT 400KHZ 8SOIC

M24128-BWMN6

Manufacturer Part Number
M24128-BWMN6
Description
IC EEPROM 128KBIT 400KHZ 8SOIC
Manufacturer
STMicroelectronics
Datasheet

Specifications of M24128-BWMN6

Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
128K (16K x 8)
Speed
400kHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
497-1599-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M24128-BWMN6
Manufacturer:
ST
0
Part Number:
M24128-BWMN6P
Manufacturer:
STMicroelectronics
Quantity:
1 885
Part Number:
M24128-BWMN6P
Manufacturer:
STMicroelectronics
Quantity:
3 050
Part Number:
M24128-BWMN6P
Manufacturer:
ST
0
Part Number:
M24128-BWMN6P
Manufacturer:
STM专家
Quantity:
20 000
Part Number:
M24128-BWMN6T
Manufacturer:
ST
Quantity:
1 000
Part Number:
M24128-BWMN6T
Manufacturer:
ST
0
Part Number:
M24128-BWMN6T
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24128-BWMN6T(24C128)
Manufacturer:
ST
0
Part Number:
M24128-BWMN6TP
Manufacturer:
ST
Quantity:
59 356
Part Number:
M24128-BWMN6TP
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24128-BWMN6TP
0
Company:
Part Number:
M24128-BWMN6TP
Quantity:
10 000
Company:
Part Number:
M24128-BWMN6TP
Quantity:
10 000
Description
1
6/39
Description
The M24128-BW, M24128-BR and M24128-BF devices are I
erasable programmable memories (EEPROM). They are organized as 16384 × 8 bits.
Figure 1.
I
devices carry a built-in 4-bit device type identifier code (1010) in accordance with the I
bus definition.
The device behaves as a slave in the I
by the serial clock. Read and Write operations are initiated by a Start condition, generated
by the bus master. The Start condition is followed by a device select code and Read/Write
bit (RW) (as described in
When writing data to the memory, the device inserts an acknowledge bit during the 9
time, following the bus master’s 8-bit transmission. When data is read by the bus master, the
bus master acknowledges the receipt of the data byte in the same way. Data transfers are
terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.
2
C uses a two-wire serial interface, comprising a bidirectional data line and a clock line. The
Logic diagram
Table
Doc ID 16892 Rev 19
2), terminated by an acknowledge bit.
2
C protocol, with all memory operations synchronized
M24128-BW, M24128-BR, M24128-BF
2
C-compatible electrically
th
2
bit
C

Related parts for M24128-BWMN6