CY7C1021B-12ZXCT Cypress Semiconductor Corp, CY7C1021B-12ZXCT Datasheet
CY7C1021B-12ZXCT
Specifications of CY7C1021B-12ZXCT
Related parts for CY7C1021B-12ZXCT
CY7C1021B-12ZXCT Summary of contents
Page 1
... HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW). The CY7C1021B is available in standard 44-pin TSOP Type II and 44-pin 400-mil-wide SOJ packages. DATA IN DRIVERS 64K x 16 ...
Page 2
... When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. Ground Ground for the device. Should be connected to ground of the system. Power Supply Power Supply inputs to the device. CY7C1021B -12 - 140 130 ...
Page 3
... CC CC 0.3V, V > V – 0.3V Auto or V < 0.3V Version Test Conditions T = 25° MHz 5.0V CC Test Conditions CY7C1021B Ambient [3] Temperature ( ± 10% 0°C to +70°C 5V ± 10% –40°C to +85°C 5V ± 10% –40°C to +125°C -12 -15 Min. Max. Min. Max. Unit 2 ...
Page 4
... Rise Time: 1 V/ns Rise Time: 1 V/ns (b) (b) 167 167 1.73V 1.73V [5] 7C1021B-12 Min [ [ [ less than less than t , and t HZCE LZCE HZOE LZOE HZWE CY7C1021B ALL INPUT PULSES ALL INPUT PULSES 90% 90% 90% 90% 10% 10% 10% 10% Fall Time: 1 V/ns 7C1021B-15 Max. Min. Max. Unit ...
Page 5
... CURRENT Notes: 9. Device is continuously selected. OE, CE, BHE and/or BHE = V 10 HIGH for read cycle. 11. Address valid prior to or coincident with CE transition LOW. Document #: 38-05145 Rev OHA t RC DOE DATA VALID 50 CY7C1021B DATA VALID t HZOE t HZCE t HZBE HIGH IMPEDANCE ICC CC 50% I ISB SB ...
Page 6
... Write Cycle No. 2 (BLE or BHE Controlled) ADDRESS t SA BHE, BLE WE CE DATA I/O Notes: 12. Data I/O is high impedance BHE and/or BLE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state. Document #: 38-05145 Rev SCE PWE PWE t SCE CY7C1021B Page [+] Feedback ...
Page 7
... L Data Data High High High Z Ordering Information Speed (ns) Ordering Code 12 CY7C1021B-12VC CY7C1021B-12VXC CY7C1021B-12ZC CY7C1021B-12ZXC CY7C1021B-12VI CY7C1021B-12VXI Document #: 38-05145 Rev SCE PWE HZWE SD –I/O I/O –I High Z Power-Down Data Out Read - All bits High Z Read - Lower bits only Data Out Read - Upper bits only ...
Page 8
... Ordering Information (continued) Speed (ns) Ordering Code 15 CY7C1021B-15VC CY7C1021B-15VXC CY7C1021B-15ZC CY7C1021B-15ZXC CY7C1021B-15VI CY7C1021B-15VXI CY7C1021B-15ZI CY7C1021BL-15ZI CY7C1021B-15ZXI CY7C1021BL-15ZXI CY7C1021B-15VE CY7C1021B-15VXE CY7C1021B-15ZE CY7C1021B-15ZSXE Package Diagrams 44 1 1.120 1.130 0.095 0.115 0.023 0.045 0.033 MAX. 0.013 0.023 Document #: 38-05145 Rev. *C Package Name Package Type 51-85082 ...
Page 9
... The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. 44-Pin TSOP II (51-85087) CY7C1021B 51-85087-*A Page ...
Page 10
... Document History Page Document Title: CY7C1021B 1-Mbit (64K x 16) Static RAM Document Number: 38-05145 Orig. of REV. ECN NO. Issue Date Change ** 109889 09/22/01 *A 238454 See ECN *B 361795 See ECN *C 505726 See ECN Document #: 38-05145 Rev. *C Description of Change SZV Change from Spec number: 38-00951 to 38-05145 ...