ATA6837-PXQW 19 Atmel, ATA6837-PXQW 19 Datasheet
ATA6837-PXQW 19
Specifications of ATA6837-PXQW 19
Related parts for ATA6837-PXQW 19
ATA6837-PXQW 19 Summary of contents
Page 1
... The Atmel ATA6837 is a fully protected hex half-bridge driver, used to control different loads by a microcontroller in automotive and industrial applications. Each of the six high-side and six low-side drivers is capable of driving currents up to 650mA ...
Page 2
... Figure 1-1. Block Diagram QFN24 Input register Ouput register CLK INH Fault Detect Fault Detect 11 OUT1 Atmel ATA6837 Serial interface Fault Fault Fault Fault Detect Detect Detect Detect Fault Fault Fault Fault Detect Detect Detect Detect OUT2 OUT3 OUT4 OUT5 Charge ...
Page 3
... GND SENSE Ground; reference potential; internal connection to the lead frame; cooling tab 4953G–AUTO–03/11 5, 0.65mm pitch OUT4 SENSE 1 18 OUT4 OUT3 5 14 OUT3 SENSE YWW Date code (Y = Year above 2000 week number) ATAxyz Product name ZZZZZ Wafer lot number AL Assembly sub-lot number Atmel ATA6837 CLK CS GND SENSE NC VCC DO 3 ...
Page 4
... DI expects a 16-bit control word with LSB being transferred first 20 OUT6 Output 6; see pin 1 21 OUT6 SENSE Only for testability in final test 22 OUT5 SENSE Only for testability in final test 23 OUT5 Output 5; see pin Internal bond to GND Atmel ATA6837 4 = 2MHz) max 4953G–AUTO–03/11 ...
Page 5
... Open load detection (low = on) Programmable time delay for short circuit SCT (shutdown delay high/low = 12ms/1.5ms) Software inhibit; low = standby, high = normal operation SI (data transfer is not affected by standby function because the digital part is still powered) Atmel ATA6837 LS5 HS5 LS6 HS6 SCT OLD 9 ...
Page 6
... Bit 12 Bit 11 (SI) (SCT) (OLD) (HS6) (LS6 Atmel ATA6837 6 Output Data Protocol Output (Status) Register Function Temperature prewarning: high = warning TP (overtemperature shutdown see remark below) Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load ...
Page 7
... LS1-6 VS HS1-6 LS1-6 reset, the bit TP is reset. The TP bit can be read without jPW ) programmed by the short-circuit timer bit (SCT) is reached. Additionally, the dSd Atmel ATA6837 is lower than the open-load detection threshold j switch off j switch are reached. Simultaneously, an HS1-6 LS1-6 ® ...
Page 8
... Ambient temperature range 5. Thermal Resistance Table 5-1. QFN24: Depends on the PCB-board Parameter Test Conditions Junction pin Junction ambient 6. Operating Range Parameter Test Conditions Supply voltage Logic supply voltage Logic input voltage Serial interface clock frequency Junction temperature range Atmel ATA6837 8 Pin Symbol VCC ...
Page 9
... VCC 14 < 28V normal < 28V normal < 28V normal < 5.25V, VCC 14 = 40V, INH = low VCC jPWreset T j switch off T j switch on Atmel ATA6837 150°C; unless otherwise specified, all values refer to GND Min. Typ. Max VCC I 0.8 1 200 VCC OSC 2 ...
Page 10
... Type means 100% tested 100% correlation tested Characterized on samples Design parameter Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1ms. Atmel ATA6837 10 < 200° ...
Page 11
... Load =13V VS t don = 30 Load INH VCC CLK VCC = Atmel ATA6837 150°C; unless otherwise specified, all values refer to GND Min. Typ. Max. 0.3 1.6 1.05 1.2 2 0.5 2.5 Out1-6H 0.5 2.2 Out1- don t 20 don t 20 doff t 3 doff – ...
Page 12
... CS high time Input register bit 14 (SCT) = high CS high time Input register bit 14 (SCT) = low CLK high time CLK low time CLK period time CLK setup time CLK setup time DI setup time DI hold time Atmel ATA6837 12 < 200° Symbol Pin = 3mA –1mA ...
Page 13
... Figure 8-1. Serial Interface Timing Diagram with Chart Numbers CLK 3 DI CLK DO Inputs DI, CLK, CS: High level = 0.7 Output DO: High level = 0.8 4953G–AUTO–03/ low level = 0 low level = 0 Atmel ATA6837 ...
Page 14
... Test pulse 40V vbmax 10. Application Circuit Figure 10-1. Application Circuit VCC S I Enable U5021M Watchdog Input register Ouput register CLK CS Fault Detect INH DO Fault VCC Detect Atmel ATA6837 14 Test Conditions ISO 7637-1 VDE 0879 Part 2 ESD S 5.1 ESD STM5.3 ESD STM5 ...
Page 15
... QFN24. • The sense pins OUTx SENSE can either be left open or can be connected to the adjacent OUTx pin. Never use the sense pins OUTx SENSE as power outputs. 4953G–AUTO–03/11 Atmel ATA6837 and V as close as possible to the power supply CC ...
Page 16
... Ordering Information Extended Type Number ATA6837-PXQW 12. Package Information Package: QFN Exposed pad 3.6 x 3.6 (acc. JEDEC OUTLINE No. MO-220) Dimensions in mm Not indicated tolerances ±0. Drawing-No.: 6.543-5122.01-4 Issue: 1; 15.11.05 Atmel ATA6837 16 Package Remarks QFN24 Taped and reeled, Pb-free 0.9 ±0.1 +0 0.05 -0. 0.65 nom. ...
Page 17
... Section 11 “Ordering Information” on page 14 changed Section 7 “Electrical Characteristics” numbers 5.15 and 5.16 on page 10 changed Section 9 “Noise and Surge Immunity” on page 14 changed Put datasheet in a new template Section 7 “Electrical Characteristics” numbers 1.5, 3.1, 5.15 and 8.2 on pages changed Atmel ATA6837 17 ...
Page 18
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellec- tual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICU- LAR PURPOSE, OR NON-INFRINGEMENT ...