A6841ELWTR-20-T Allegro Microsystems Inc, A6841ELWTR-20-T Datasheet - Page 5

• Manufacturer Part Number: A6841ELWTR-20-T
• Description: IC SINK DRIVER 8BIT LATCH 20SOIC
• Manufacturer: Allegro Microsystems Inc
• Type: Low Sider

Specifications of A6841ELWTR-20-T

• Input Type: Parallel/Serial
• Number Of Outputs: 8
• Current - Peak Output: 500mA
• Voltage - Supply: 3 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-SOIC (7.5mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Output / Channel: -
• On-state Resistance: -

A6841
NOTE: Timing is representative of a 10 MHz clock. Higher speeds may be
attainable; operation at high temperatures will reduce the specifi ed maxi-
mum clock frequency.
Powering-on with the inputs in the low state ensures that the registers and
latches power-on in the low state (POR).
S
0 to logical 1 transition of the CLOCK input pulse. On succeeding CLOCK
pulses, the registers shift data information towards the SERIAL DATA OUT-
PUT. The serial data must appear at the input prior to the rising edge of the
CLOCK input waveform.
erial Data present at the input is transferred to the shift register on the logical
OUTPUT ENABLE
OUTPUT ENABLE
Key
A
B
C
D
E
DATA OUT
DABiC-5 8-Bit Serial Input Latched Sink Drivers
STROBE
DATA IN
CLOCK
SERIAL
SERIAL
OUT
Data Active Time Before Clock Pulse (Data Set-Up Time)
Data Active Time After Clock Pulse (Data Hold Time)
Clock Pulse Width
Time Between Clock Activation and Strobe
Strobe Pulse Width
OUT
N
N
Timing Requirements and Specifi cations
A
(Logic Levels are V
DATA
50%
B
Description
C
50%
LOW = ALL OUTP UTS E NABLE D
D
50%
50%
t
p(CH-SQX)
t
dis(BQ)
Information present at any register is transferred to the respective latch
when the STROBE is high (serial-to-parallel conversion). The latches will
continue to accept new data as long as the STROBE is held high. Applica-
tions where the latches are bypassed (STROBE tied high) will require that
the OUTPUT ENABLE input be high during serial data entry.
When the OUTPUT ENABLE input is high, all of the output buffers are
disabled (OFF). The information stored in the latches or shift register is not
affected by the OUTPUT ENABLE input. With the OUTPUT ENABLE
input low, the outputs are controlled by the state of their respective latches.
DD
50%
HIGH = ALL OUTP UTS BLANKE D (DIS ABLE D)
and Ground)
E
t
p(STH-QL)
t
10%
p(STH-QH)
t
en(BQ)
DATA
90%
Symbol
t
DATA
t
r
t
w(STH)
t
t
t
w(CH)
su(D)
su(C)
h(D)
10%
115 Northeast Cutoff
1.508.853.5000; www.allegromicro.com
Allegro MicroSystems, Inc.
Worcester, Massachusetts 01615-0036 U.S.A.
90%
Time (ns)
50%
100
25
25
50
50
t
DATA
f
4