AMIS30512C5122G ON Semiconductor, AMIS30512C5122G Datasheet
AMIS30512C5122G
Specifications of AMIS30512C5122G
Related parts for AMIS30512C5122G
AMIS30512C5122G Summary of contents
Page 1
AMIS-30512 Micro-Stepping Motor Driver Introduction The AMIS−30512 is a micro−stepping stepper motor driver for bipolar stepper motors. The chip is connected through I/O pins and a SPI interface with an external microcontroller. It has an on−chip voltage regulator, reset−output and ...
Page 2
Table of Contents Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
Table 1. Pin List and Descriptions Name Pin DO 1 VDD 2 GND CLK 5 NXT 6 DIR 7 ERR 8 SLA 9 CPN 10 CPP 11 VCP 12 CLR VBB 15 MOTYP 16 ...
Page 4
Table 4. DC Parameters (The DC parameters are given for V specified. Convention: currents flowing in the circuit are defined as positive.) Symbol Pin(s) Parameter SUPPLY INPUTS V VBB Nominal operating supply BB range I Total current consumption BB V ...
Page 5
Table 4. DC Parameters (The DC parameters are given for V specified. Convention: currents flowing in the circuit are defined as positive.) Symbol Pin(s) Parameter LOGICAL OUTPUTS V DO, Logic Low level open drain OL ERRB, POR/WD THERMAL WARNING AND ...
Page 6
Table 5. AC Parameters (The AC parameters are given for V Symbol Pin(s) Parameter DIGITAL OUTPUTS t DO Output fall-time from V H2L ERRB CHARGE PUMP f CPN Charge pump frequency CP CPP t MOTxx Start-up time of charge pump ...
Page 7
VBB VDD DDH V DDL POR/WD pin t POR Figure 3. Power−on−Reset Timing Diagram VBB VDD DDH t POR POR/WD pin t DSPI Enable WD > t and < t WDPR WDTO Acknowledge WD ...
Page 8
Table 6. SPI Timing Parameters Symbol t SPI clock period CLK t SPI clock high time CLK_HIGH t SPI clock low time CLK_LOW t DI set up time, valid data before rising edge of CLK SET_DI t DI hold time, ...
Page 9
R2 C5 100 nF mC Table 7. External Components List and Description Component Function C V buffer capacitor (Note decoupling block capacitor buffer capacitor ...
Page 10
H−Bridge Drivers A full H−bridge is integrated for each of the two stator windings. Each H−bridge consists of two low−side and two high−side N−type MOSFET switches. Writing logic ‘0’ in bit <MOTEN> disables all drivers (high−impedance). Writing logic ‘1’ in ...
Page 11
Icoil Duty Cycle < 50% Actual value T PWM Step Translator Step Mode The step translator provides the control of the motor by means of SPI register Stepmode: SM[2:0], SPI register DIRCNTRL, and input pins DIR and NXT ...
Page 12
Table 9. Circular Translator Table 000 1/32 MSP[6:0] 000 0000 ‘0’ 000 0001 1 000 0010 2 000 0011 3 000 0100 4 000 0101 5 000 0110 6 000 0111 7 000 1000 8 000 1001 9 000 1010 ...
Page 13
Table 9. Circular Translator Table 000 1/32 MSP[6:0] MSP[6:0] MSP[6:0] 010 1011 43 010 1100 44 010 1101 45 010 1110 46 010 1111 47 011 0000 48 011 0001 49 011 0010 50 011 0011 51 011 0100 52 ...
Page 14
Table 9. Circular Translator Table 000 1/32 MSP[6:0] MSP[6:0] MSP[6:0] 101 0110 86 101 0111 87 101 1000 88 101 1001 89 101 1010 90 101 1011 91 101 1100 92 101 1101 93 101 1110 94 101 1111 95 ...
Page 15
I y Start = 0 Step 1 Step 2 Step 3 th 1/4 micro step SM[2:0] = 011 Figure 9. Translator Table: Circular and Square Direction The direction of rotation is selected by means of following combination of the DIR ...
Page 16
Change from lower to higher resolution Iy DIR endpos NXT3 NXT4 Ix Halfstep 1/4 Left: Change from lower to higher resolution. The left−hand side depicts the ending half−step position during which a new step mode resolution was programmed. The right−hand ...
Page 17
Speed and Load Angle Output The SLA−pin provides an output voltage that indicates the level of the Back−e.m.f. voltage of the motor. This Back−e.m.f. voltage is sampled during every so−called “coil Micro−step I COIL V COIL V BB Because of ...
Page 18
Ssh div2 V COIL div4 Icoil = 0 PWMsh PWMsh Icoil = 0 SLAT V COIL SLA−pin SLAT = 1 ≥ SLA−pin is “transparent” during V sampling @ Coil Current Zero BEMF Crossing. SLA−pin is updated “real−time”. Warning, Error Detection ...
Page 19
Rdson of the drivers, then the bit <CPFAIL> is set in Table 27: SPI Status Register 0. Also after power−on−reset the charge pump voltage will need the time t CPU threshold. During that ...
Page 20
VBB VDD V DDH POR/WD pin Enable WD Acknowledge WDTO WD timer NOTE the time needed by the external microcontroller to shift-in the <WDEN> bit after a power-up. DSPI The duration of the watchdog timeout ...
Page 21
The serial peripheral interface (SPI) allows an external microcontroller (Master) to AMIS−30512. The implemented SPI block is designed to interface directly with numerous micro−controllers from several manufacturers. AMIS−30512 acts always as a Slave and can’t initiate any transmission. The operation ...
Page 22
Byte 1 contains the Command and the SPI Register Address and indicates to AMIS−30512 the chosen type of operation and addressed register. Byte 2 contains data, or sent from the Master in a WRITE operation, or received from AMIS−30512 in ...
Page 23
CS DI DATA from previous command or NOT VALID after POR or RESET DO OLD DATA or NOT VALID Figure 19. Single WRITE Operation where DATA from the Master is Written in SPI Register with Address 3 Examples of Combined ...
Page 24
SPI Control Registers All SPI control registers have Read/Write access and default to “0” after power−on or hard reset. Table 12. SPI Control Register WR Bit 7 Address Content Access R/W Reset 0 00h Data WDEN Where: R/W Read and ...
Page 25
Table 15. SPI Control Register 2 Bit 7 Address Content Access R/W Reset 0 03h Data MOTEN Where: R/W Read and Write access Reset: Status after power−On or hard reset MOTEN Motor enable Table 16. SPI Control Parameter Overview SLAT ...
Page 26
Table 24. SPI Control Parameter Overview CUR[4:0] Index CUR[4: ...
Page 27
SPI Status Register Description All four SPI status registers have Read Access and are default to “0” after power−on or hard reset. Table 27. Status Register 0 (SR0) Bit 7 Address Content Access R Reset 0 04h Data PAR Where: ...
Page 28
Table 30. SPI Status Register 3 (SR3) Address Content Access Reset 07h Data Where: R Read only mode access Reset Status after power−on or hard reset PAR Parity check MSP[6:0] Translator micro−step position Remark: Data is not latched Table 31. ...
Page 29
Introduction to Soldering Surface Mount Packages This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in the AMIS “Data Handbook IC26; Integrated Circuit Packages” (document order number 9398 ...
Page 30
... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...