MAX1620EEE+ Maxim Integrated Products, MAX1620EEE+ Datasheet - Page 18

IC LCD BIAS SUPP DGTL ADJ 16QSOP

MAX1620EEE+

Manufacturer Part Number
MAX1620EEE+
Description
IC LCD BIAS SUPP DGTL ADJ 16QSOP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of MAX1620EEE+

Applications
LCD Display
Current - Supply
150µA
Voltage - Supply
3 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-QSOP
Output Current
0.07 A
Input Voltage
1.8 V to 20 V
Switching Frequency
300 KHz
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Digitally Adjustable LCD Bias Supplies
The high maximum switching frequency of 300kHz
requires a high-speed rectifier. Schottky diodes, such as
the MBRS0540, are recommended. To maintain high effi-
ciency, the average current rating of the Schottky diode
must be greater than the peak switching current. Choose
a reverse breakdown voltage greater than the positive
output voltage or greater than the negative output volt-
age plus V
Again, the high maximum switching frequency requires
a high-speed switching transistor to maintain efficiency.
Logic-level N-channel MOSFETs, such as the
MMFT3055VL, are recommended (N1). Choose a V
rating greater than the positive output voltage or
greater than the negative output voltage plus V
To save cost in certain applications, a bipolar transistor
may be substituted for the MOSFET with a decrease in
efficiency. The conditions favoring substitution are limit-
ed input voltage range (V
voltage (V
V
favors a bipolar transistor substitution to reduce cost.
To modify the Typical Operating Circuit (Figures 4 and
5) for a bipolar switching transistor, connect the collec-
tor to the inductor, the base to DLO, and the emitter to
PGND (Figure 10). Connect the base to DHI through a
series resistor to limit the base current. Choose the
resistor such that the minimum base current is greater
than 1/20 of the peak inductor current. For example,
assume V
(3 - 0.7) / 100mA = 460Ω.
A 22µF, 35V, low-ESR, surface-mount tantalum output
capacitor is sufficient for most applications. Output rip-
ple voltage is dominated by the peak switch current
multiplied by the output capacitor’s effective series
resistance (ESR). 100mVp-p output ripple is a good tar-
get for the trade-off between cost and performance.
Capacitors smaller than 22µF may be used for light
loads and lower peak current. Surface-mount capaci-
tors are generally preferred because they lack the
inductance and resistance of their through-hole equiva-
lents. The AVX TPS series and the Sprague 593D and
595D series are good choices for low-ESR surface-
mount tantalum capacitors.
Moderate-performance aluminum-electrolytic or tanta-
lum capacitors can be successfully substituted in cost-
sensitive applications with low output current. Matsuo
and Nichicon provide suitable choices.
18
DD
______________________________________________________________________________________
= 3.0V to 3.6V, V
DD,MIN
BATT
BATT
.
), and low output current. For example,
= 3V and I
External Switching Transistor
BATT,MAX
Output Filter Capacitor
DD
PK
), low maximum battery
= 100mA; then R
= 12V, and I
Diode Selection
OUT
BATT
S
= 5mA
≤ 20 x
.
DS
Two inputs, V
Bypass V
the IC as possible. The battery supplies high currents
to the inductor and requires local bulk bypassing close
to the inductor. A 22µF low-ESR surface-mount capaci-
tor is sufficient for most applications. Smaller capaci-
tors are acceptable if peak inductor current is low or
the battery’s internal impedance is low and the battery
is close to the inductor.
Possible negative output topologies are shown in
Figures 5 and 6. Overall efficiency for the negative out-
put configuration is less than for the positive output
circuit because of the extra components in the power-
transfer path. For efficient charge transfer, C4 must
have low ESR and should be smaller than the output
capacitor (C5). C4 sees the same voltage as C5, and
should have the same voltage rating. A 1µF ceramic
capacitor is a practical choice for cost and performance
considerations. 2.2µF is suggested for Figure 6’s circuit.
The high value of the feedback resistors (R3, R4, R5,
Figure 4) makes the feedback loop susceptible to
phase lag because of the parasitic capacitance at the
FB pin. To compensate for this, connect a capacitor
(C6, Figure 4) in parallel with R5. The value of C6
depends on the parallel combination of R3, R4, R5, and
the individual circuit layout. Typical values range from
33pF to 220pF.
The internal reference uses an external capacitor for
frequency compensation. Connect a ceramic capacitor
with a 0.1µF minimum value between REF and ground.
Due to high current levels and fast switching wave-
forms, proper PC board layout is essential. In particu-
lar, keep all traces short, especially those connected to
the FB pin and those connecting N1, L1, D1, D2, C4,
and C5. Place R3, R4, and R5 as close to the feedback
pin as possible.
Use a star ground configuration: connect the grounds
of the input bypass capacitor, the output capacitor, and
the switching transistor together, close to the IC’s
PGND pin. Tie AGND and PGND together at the chip.
Charge-Pump Capacitor (Negative Output)
DD
Reference-Compensation Capacitor
Feedback-Compensation Capacitor
with a 0.1µF ceramic capacitor as close to
DD
PC Board Layout and Grounding
and V
BATT
Input Bypass Capacitor
, require bypass capacitors.

Related parts for MAX1620EEE+