LTC3589HUJ#PBF Linear Technology, LTC3589HUJ#PBF Datasheet - Page 33

no-image

LTC3589HUJ#PBF

Manufacturer Part Number
LTC3589HUJ#PBF
Description
IC DC/DC CONV 8-OUTPUT 40QFN
Manufacturer
Linear Technology
Datasheet

Specifications of LTC3589HUJ#PBF

Applications
Handheld/Mobile Devices
Current - Supply
8µA
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 150°C
Mounting Type
Surface Mount
Package / Case
*
Primary Input Voltage
5.5V
No. Of Outputs
8
Output Voltage
5V
Output Current
1.6A
No. Of Pins
40
Operating Temperature Range
-40°C To +150°C
Msl
MSL 1 - Unlimited
No. Of Ldo Regulators
3
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LTC3589HUJ#PBF
Manufacturer:
LT
Quantity:
700
Company:
Part Number:
LTC3589HUJ#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Company:
Part Number:
LTC3589HUJ#PBFLTC3589HUJ#TRPBF
Manufacturer:
LT
Quantity:
1 000
Company:
Part Number:
LTC3589HUJ#PBFLTC3589HUJ-1#PBF
Manufacturer:
LT
Quantity:
670
Company:
Part Number:
LTC3589HUJ#PBFLTC3589HUJ-1#TRPBF
Manufacturer:
LT
Quantity:
670
OPERATION
Thermal Shutdown Fault and Warning
Similar to the V
temperature detection circuits check for warning and fault
levels. An overtemperature fault will initiate a fault induced
shutdown. An overtemperature warning sets register bit
IRQSTAT[6] and pulls the IRQ pin LOW.
IRQ Pin and IRQSTAT Status Register Function
The IRQ pin and IRQSTAT status register report PGOOD
timeout fault, V
high temperature warning and fault. Table 16 shows the
meaning of the IRQSTAT read-only status register bits.
Table 16. IRQSTAT Read-Only Register Bit Definitions
Figure 16 shows the timing of the IRQ and IRQSTAT status
register following a warning (V
warning) event. When a warning occurs, IRQ is latched
LOW and bit IRQSTAT[4] or IRQSTAT[5] is set. IRQ remains
low and the IRQSTAT status bits remain active until the
I
has passed.
IRQSTAT[BIT]
2
C CLIRQ command is given and the warning condition
Figure 16. IRQ and IRQSTAT Status Register Warning Timing
Figure 17. IRQ and IRQSTAT Status Register Fault Timing
3
4
5
6
7
OR PGOOD FAULT
TSD OR UV
WARNING
IRQSTAT
CLIRQ
IRQSTAT
TSD, UV,
VALUE
IRQ
IN
CLIRQ
IN
1
1
1
1
1
IRQ
undervoltage detection circuits the over-
undervoltage warning and fault, and
SETTING
PGOOD Timeout Fault (PGOOD Low >
14ms)
V
V
Thermal Limit Warning (T
Thermal Limit Fault (T
IN
IN
1 SEC
Undervoltage Warning (V
Undervoltage Fault (V
IN
<2.9V or high temperature
1 SEC
J
> 150°C)
IN
J
3589 F16
> 130°C)
< 2.6V)
3589 F17
IN
< 2.9V)
Figure 17 shows the timing of the IRQ pin and IRQSTAT
status register following a fault induced hard shutdown
event. When a fault occurs, IRQ is latched LOW and bit
IRQSTAT[3], IRQSTAT[5], or IRQSTAT[7] is set. IRQ re-
mains LOW until the CLIRQ command is issued. When the
CLIRQ command has been issued, the IRQSTAT status bit
remains set for the one second enable inhibit time or as
long as the fault condition persists, whichever is longer.
Fault Induced Shutdown
Any of the three fault conditions will initiate a hard reset
shutdown triggering the following events: 1) A bit corre-
sponding to the fault is set in status register IRQSTAT, 2)
IRQ and WAKE pins are pulled LOW, 3) enable pin inputs
are ignored and the regulators are disabled, 4) all enable
bits and software control mode bit in the output voltage
enable OVEN command register are cleared, and 5) the
pushbutton controller is sent to the PDN state for one
second and then to POFF . Re-enabling of regulators is
inhibited until both the fault condition and the one second
time out have passed to allow regulator outputs sufficient
time to discharge. When one second timeout and the fault
condition are both passed, if PWR_ON is HIGH, WAKE will
come up and the LTC3589 will respond to any enable pins
that are also HIGH.
I
I
The LTC3589/LTC3589-1 communicates with a bus master
using the standard I
SDA and SCL, must be HIGH when the bus is not in use.
External pull-up resistors or current sources, such as the
LTC1694 SMBus accelerator, are required on these lines.
The LTC3589 is both a slave receiver and slave transmitter.
The I
to the DV
power supply as the bus pull-up resistors.
The I
pin. When DV
port is reset to power-on states and registers are set to
default values.
2
2
C OPERATION
C Interface
2
2
C control signals, SDA and SCL are scaled internally
C port has an undervoltage lockout on the DV
DD
supply. DV
DD
LTC3589/LTC3589-1
is below approximately 1V, the I
2
C 2-wire interface. The two bus lines,
DD
should be connected to the same
2
33
C serial
3589fc
DD

Related parts for LTC3589HUJ#PBF