DS75U+T&R Maxim Integrated Products, DS75U+T&R Datasheet - Page 11

• Manufacturer Part Number: DS75U+T&R
• Description: IC THERMOMETER/STAT DIG 8-MSOP
• Manufacturer: Maxim Integrated Products

Specifications of DS75U+T&R

• Function: Thermometer, Thermostat
• Topology: ADC (Sigma Delta), Comparator, Register Bank
• Sensor Type: Internal
• Sensing Temperature: -55°C ~ 125°C
• Output Type: I²C™/SMBus™
• Output Alarm: No
• Output Fan: No
• Voltage - Supply: 2.7 V ~ 5.5 V
• Operating Temperature: -55°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
• Full Temp Accuracy: +/- 3 C
• Digital Output - Bus Interface: Serial (2-Wire)
• Digital Output - Number Of Bits: 12 bit
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 55 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

START Condition: Signal generated by the master to indicate the beginning of a data transfer on the
bus. The master generates a START condition by pulling SDA from high to low while SCL is high (see
Figure 6). A “repeated” START is sometimes used at the end of a data transfer (instead of a STOP) to
indicate that the master will perform another operation.
STOP Condition: Signal generated by the master to indicate the end of a data transfer on the bus. The
master generates a STOP condition by transitioning SDA from low to high while SCL is high (see Figure
6). After the STOP is issued, the master releases the bus to its idle state.
Acknowledge (ACK): When a device (either master or slave) is acting as a receiver, it must generate an
acknowledge (ACK) on the SDA line after receiving every byte of data. The receiving device performs an
ACK by pulling the SDA line low for an entire SCL period (see Figure 6). During the ACK clock cycle,
the transmitting device must release SDA. A variation on the ACK signal is the “not acknowledge”
(NACK). When the master device is acting as a receiver, it uses a NACK instead of an ACK after the last
data byte to indicate that it is finished receiving data. The master indicates a NACK by leaving the SDA
line high during the ACK clock cycle.
Slave Address: Every slave device on the bus has a unique 7-bit address that allows the master to access
that device. The DS75’s 7-bit bus address is 1 0 0 1 A
the corresponding input pins. The three address pins allow up to eight DS75s to be multi-dropped on the
same bus.
Address Byte: The control byte is transmitted by the master and consists of the 7-bit slave address plus a
read/write (R/
1, and if the master is going to write data to the slave device then R/
Pointer Byte: The pointer byte is used by the master to tell the DS75 which register is going to be
accessed during communication. The six LSbs of the pointer byte (see Figure 8) are always 0 and the two
LSbs correspond to the desired register as shown in Table 7.
Figure 6. START, STOP, AND ACK SIGNALS
Figure 7. ADDRESS BYTE
Figure 8. POINTER BYTE
bit 7
bit 7
1
bit 6
bit 6
0
W ¯ ¯
) bit (see Figure 7). If the master is going to read data from the slave device then R/
bit 5
bit 5
0
SDA
SCL
bit 4
bit 4
1
Condition
START
bit 3
bit 3
A
2
bit 2
bit 2
A
1
bit 1
bit 1
A
0
11 of 14
…
…
R/
2
bit 0
bit 0
A
W ¯ ¯
ACK (or NACK)
1
From Receiver
A
0
, where A
W ¯ ¯
= 0.
2
, A
Condition
STOP
1
and A
0
are user-selectable via
DS75
W ¯ ¯
=