HCPL062N Fairchild Optoelectronics Group, HCPL062N Datasheet
HCPL062N
Specifications of HCPL062N
Available stocks
Related parts for HCPL062N
HCPL062N Summary of contents
Page 1
... All dimensions are in inches (millimeters) ©2006 Fairchild Semiconductor Corporation HCPL062N Rev. 1.0.0 Description The HCPL062N optocouplers consist of an AlGaAs LED, optically coupled to a very high speed integrated photo- detector logic gate consisting of bipolar transistors on a CMOS process for reduced power consumption. The output features an open collector, thereby permitting wired OR outputs ...
Page 2
... This can be either a ceramic CC or solid tantalum capacitor with good high frequency characteristic and should be connected no further than 3mm from the V and GND pins of each device. CC Truth Table (Positive Logic) Input Output 0.1µF bypass capacitor must be connected between pins 8 and 5. HCPL062N Rev. 1.0 ...
Page 3
... A N Fan Out (TTL load) R Output Pull-up L Note: 2. 6.3mA is a guard banded value which allows for at least 20% CTR degradation. Initial input current threshold value is 5.0mA or less HCPL062N Rev. 1.0.0 (No derating required up to 85°C) Parameter Parameter Min. 6.3 3 Value Units -40 to +125 ° ...
Page 4
... Output Rise Time r (10–90%) t Output Fall Time f (90–10%) |CM | Common Mode H Transient Immunity (at Output High Level) |CM | Common Mode L Transient Immunity (at Output Low Level) HCPL062N Rev. 1.0 -40°C to +85°C Unless otherwise specified.) A Test Conditions I = 10mA F T =25° 10µ 10mA 0mA ...
Page 5
... Device considered a two-terminal device: Pins 1,2,3 and 4 shorted together, and Pins 5,6,7 and 8 shorted together. 11. The power supply bypass capacitors must be no further than 3mm from the leads of the optocoupler. A low inductance ground plane width of with ≤ 5nHy of series lead inductance is required. HCPL062N Rev. 1.0.0 = -40°C to +85°C Unless otherwise specified.) Test Conditions ...
Page 6
... V – FORWARD VOLTAGE (V) F Fig. 3 Low Level Output Current vs. Ambient Temperature 3. 0. 5mA -40 - – AMBIENT TEMPERATURE (°C) A HCPL062N Rev. 1.0 - -40 1.4 1.5 1.6 1.7 Fig. 4 Input Threshold Current vs. Temperature 2.5 2.0 1.5 1.0 ...
Page 7
... A Fig. 7 Propagation Delay vs. Ambient Temperature 100 7.5mA 350Ω PLH PHL -40 - – AMBIENT TEMPERATURE (˚C) A HCPL062N Rev. 1.0.0 (Continued) Fig. 6 Propagation Delay vs. Pulse Input Current 120 350Ω 100 100 5 Fig. 8 Rise and Fall Times vs. Ambient Temperature 3. 7.5mA 350Ω ...
Page 8
... Typical Performance Curves Fig. 9 Low Level Output Voltage vs. Ambient Temperature HCPL062N Rev. 1.0.0 (Continued 13mA O 0 5mA F 0.4 0.3 0.2 0 – AMBIENT TEMPERATURE (˚ 100 www.fairchildsemi.com ...
Page 9
... Fig. 10 Test Circuit and Waveforms for t Pulse Gen Ω Dual Channel Input 2 Monitoring Node Fig. 11 Test Circuit and Waveforms for Common Mode Transient Immunity Peak 3. 0.5 V HCPL062N Rev. 1.0.0 ≤3mm spacing Input +3. PHL R L Output V O Output 7 Monitoring ( Node 0.1µF 6 Bypass Output GND O I ...
Page 10
... Footprint 8-Pin Small Outline 0.275 (6.99) HCPL062N Rev. 1.0.0 0.024 (0.61) 0.060 (1.52) 0.155 (3.94) 0.050 (1.27) 10 www.fairchildsemi.com ...
Page 11
... No Suffix HCPL062N R1 HCPL062NR1 R2 HCPL062NR2 Marking Information Definitions HCPL062N Rev. 1.0.0 Shipped in tubes (50 units per tube) Tape and Reel (500 units per reel) Tape and Reel (2500 units per reel) 1 62N Fairchild logo Device number One digit year code, e.g., ‘3’ ...
Page 12
... HCPL062N Rev. 1.0.0 8.0 ± 0.10 2.0 ± 0.05 4.0 ± 0.10 6.40 ± 0.20 260°C Time above 183° Sec 1.822°C/Sec Ramp up rate 33 Sec 60 120 180 Time (s) 12 Ø1.5 MIN 1.75 ± ...
Page 13
TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended exhaustive list of all such trademarks. ® ACEx Across the board. Around the world.™ ActiveArray™ Bottomless™ Build ...