HDLG-2416 Avago Technologies US Inc., HDLG-2416 Datasheet
HDLG-2416
Specifications of HDLG-2416
Available stocks
Related parts for HDLG-2416
HDLG-2416 Summary of contents
Page 1
... Excellent ESD protection x Wide viewing angle (50° typ.) -0 7 -40°C to +85°C A -40°C to 100°C +150°C 85% 260°C for 5 secs 250°C for 3 secs (each pin) Z Orange HDLA-2416 + 0.5 V Yellow Green HDLY-2416 HDLG-2416 HDLG-2416-FG000 ...
Page 2
The address and data inputs can be directly connected to the microprocessor address and data buses. The HDLX-2416 has several enhancements over the HPDL- 2416. These features include an expanded character set, internal 8 level dimming control, external dimming capa- ...
Page 3
Character Set ASCII CODE HEX ...
Page 4
... HDLU-2416 HDLS-2416 I Cursor all dots 50% HDLU-2416 Notes 5 Average I measured at full brightness. Peak (#) max. = 135 mA for HDLO/HDLA/HDLY/HDLG-2416, 146 mA for HDLS-2416, and 42 mA for HDLU-2416 at default brightness, 150° junction temperature and Min. Typ. Max. 4.5 5.0 5.5 [1] 25°C Min. Typ. ...
Page 5
... Dominant Wavelength HDLY-2416 Parameter Average Luminous Intensity per Digit, Character Average Peak Wavelength [2] Dominant Wavelength HDLG-2416 Parameter Average Luminous Intensity per Digit, Character Average Peak Wavelength [2] Dominant Wavelength Notes: 1. Refers to the initial case temperature of the device immediately prior to the light measurement. ...
Page 6
AC Timing Characteristics over Operating Temperature Range at V Parameter Symbol Address Setup t AS Address Hold t AH Data Setup t DS Data Hold t DH Chip Enable Setup t CES Chip Enable Hold t CEH Write Time t ...
Page 7
Electrical Description Pin Function Chip Enable (CE and CE and pins 1 and 2) 2 Clear (CLR, pin 3) When CLR is a logic 0 the ASCII RAM is reset to 20hex (space) and the ...
Page 8
CHARACTER RAM 2 WRITE A – ADDRESS 7 DATA IN D – WRITE READ ADDRESS CLR CLR ATTRIBUTE RAM D DIGIT CURSOR 0 DIGIT ...
Page 9
Display Clear Data stored in the Character RAM, Control Register, and Attribute RAM will be cleared if the clear (CLR) is held low for a minimum of 10 μs. Note that the display will be cleared regardless of the state ...
Page 10
Figure 3 shows how the Extended Function Disable (bit D of the Control Register), Master Blank (bit D 6 the Control Register), Digit Blank Disable (bit D Attribute RAM), and BL input can be used to blank the display. When ...
Page 11
(PIN 18) 10 kHz 1 k OUTPUT 1N914 555 6 250 LOG 400 pF Figure 4. Intensity modulation control using an astable multivibrator (reprinted with permission from ...
Page 12
Intensity Bin Limits for HDLS-2416 Intensity Range (mcd) Bin Min. Max. E 3.97 6.79 F 5.55 9.50 G 7.78 13.30 H 10.88 18.62 I 15.24 26.07 J 21.33 36.49 Note: Test conditions as specified in Optical Charac- teristic table. For ...