M0420SD-204SDAR1-3 Newhaven Display, M0420SD-204SDAR1-3 Datasheet
M0420SD-204SDAR1-3
Specifications of M0420SD-204SDAR1-3
Related parts for M0420SD-204SDAR1-3
M0420SD-204SDAR1-3 Summary of contents
Page 1
... M0420SD‐204SDAR1‐3 Vacuum Fluorescent Display Module RoHS Compliant ...
Page 2
... SCOPE This specification applies to VFD module (Model NO: M0420SD-204SDAR1-3) . 2.0 GENERAL DESCRIPTION 2.1 This specification becomes effective after being approved by the purchaser. 2.2 When any conflict is found in the specification, appropriate action shall be taken upon agreement of both parties. 2.3 The expected necessary service parts should be arranged by customer before the completion of production ...
Page 3
... Dot size (mm) Dot pitch (mm) Peak wavelength of illumination 2 Luminance (cd/m / fL) STANDARD NAME dot matrix 4.84 2.35 3.75 8.71 width 0.39 height 0.52 width 0.49 height 0.52 Green (505 nm 0.250 0.440 min. 350 / 102 typ. 500 / 146 DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED: REV: 00 SHEET ...
Page 4
MECHANICAL DRAWINGS 1.2 STANDARD NAME DOCUMENT NUMBER: DOCUMENT NUMBER: REV: SHEET: DATE PRINTED ...
Page 5
... Symbol Min -0.3 IN DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED: VACUUM FLUORESCENT DISPLAY (SEE SECTION 2.0) Comment Without condensation Without condensation Total amplitude: 1.5mm Freq sine wave Sweep time: 1 min./cycle Duration: 2 hrs./axis (X,Y,Z) Duration: 11ms Waveform: half sine wave 3 times/axis (X,Y,Z,-X,-Y,-Z) Max ...
Page 6
... IH1 CC V 0.0 - IL1 V 0.7*V - IH2 CC V 0.0 - IL2 -500 - I Symbol Min RVCC t 1 OFF t 100 IRSTD t 100 ERSTD t 500 RSTL the reference points. CC DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED: Max. Unit 5 440 0.2 0.3 0.5 V 1.0 uA Max. Unit REV: 00 SHEET ...
Page 7
... Note: All timing is specified using 20% and 80 STANDARD NAME: t RVCC 4.5V 0.2V t OFF Figure 1. Power-up Internal Reset Timing RSTL Figure 2. External Reset Timing Symbol Min CYCE DHR as the reference points. CC DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED: t IRSTD t ERSTD Max. Unit 230 - ns 230 - 500 - ns - 160 REV: SHEET: ...
Page 8
... RS R/W E DB0-DB7 Figure 3. Motorola M68-Type Parallel Interface Write Cycle Timing RS R/W E DB0-DB7 Figure 4. Motorola M68-Type Parallel Interface Read Cycle Timing STANDARD NAME CYCE CYCE DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED DHR REV: 00 SHEET ...
Page 9
... RSS t 10 RSH WRL t 100 WRH t 30 DSi t 10 DHi t 200 CYCWR t 200 CYCRD t 70 RDL t 100 RDH t - DDi t 5 DHRi as the reference points RSS WRL t DSi t CYCWR DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED: Max. Unit - RSH t WRH t DHi REV: 00 SHEET ...
Page 10
... DDi t CYCRD Symbol Min. t 100 STBS t 500 STBH 500 WSTB t 200 SCKH t 200 SCKL t 100 DSs t 100 DHs t 500 CYCSCK t 1 WAIT t - DDs t 5 DHRs as the reference points. CC DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED: t RSH t RDH t DHRi Max. Unit - 150 REV: 00 SHEET ...
Page 11
... Figure 7. Synchronous Serial Interface Write Cycle Timing STB t STBS SCK t f SI/SO Figure 8. Synchronous Serial Interface Read Cycle Timing STANDARD NAME: t CYCSCK t SCKH t SCKL t DHs t DSs t CYCSCK t SCKH t SCKL t DHRs t DDs DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED: t WSTB t STBH WSTB t STBH t r REV: 00 SHEET ...
Page 12
... Figure 9. Typical 4-Bit Parallel Interface Sequence Using M68-Type Mode STANDARD NAME: IB7 IB3 BF= '0' IB6 IB2 IB6 IB5 IB1 IB5 IB4 IB0 IB4 Write instruction Read instruction DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED: IB3 DB7 DB3 IB2 DB6 DB2 IB1 DB5 DB1 IB0 DB4 DB0 Write data REV: 00 ...
Page 13
... STB and ends on the rising edge valid read/write cycle, the STB must go high at the end of the cycle. STANDARD NAME: IB7 BF= '0' IB6 IB6 IB0 IB0 Write instruction Read instruction DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED: DB7 DB6 DB0 Write data REV: 00 SHEET ...
Page 14
... This mode allows the module to be reset by setting the Reset (RST/) input low. STANDARD NAME '1' '1' R/W RS '0' B7 Start byte WAIT '1' '1' R/W RS '0' Start byte DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED Instruction / Data Instruction / Data REV: SHEET: ...
Page 15
... RAM (6) CG 0110 RAM (7) CG 0111 RAM (8) CG 1000 RAM (1) CG 1001 RAM (2) CG 1010 RAM (3) CG 1011 RAM (4) CG 1100 RAM (5) CG 1101 RAM (6) CG 1110 RAM (7) CG 1111 RAM (8) STANDARD NAME: DOCUMENT NUMBER: REV: M0420SD-204SDAR1-3 DATE PRINTED: SHEET ...
Page 16
... RAM. The tables below show the relationship between the DDRAM address and the character position on the VFD before and after a display shift (with the number of display lines set to 2). STANDARD NAME: DOCUMENT NUMBER: REV: M0420SD-204SDAR1-3 DATE PRINTED: SHEET ...
Page 17
... DISPLAY SHIFT DETAIL Relationship before a display shift (non-shifted Relationship after a display shift to the left Relationship after a display shift to the right STANDARD NAME DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED REV: 00 SHEET ...
Page 18
... CGRAM address set DDRAM address set Address counter read DDRAM or CGRAM write DDRAM or CGRAM read x = don’t care STANDARD NAME: CGRAM address R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 BF DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED: CGRAM data CGRAM ( CGRAM ( CGRAM ( ...
Page 19
... I The AC increments after each DDRAM or CGRAM access the information on the display shifts to the left by one character position after each DDRAM write The display shift function is disabled The display shift function is enabled. STANDARD NAME DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED I/D S REV: SHEET ...
Page 20
... Decrements by one 0 1 Increments by one 1 0 Decrements by one 1 1 Increments by one STANDARD NAME row of pixels change No change Shifts one character position to the left Shifts one character position to the right DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED S/C R Information on the display REV: SHEET ...
Page 21
... This instruction places the 7-bit DDRAM address specified by DB6-DB0 into the AC (cursor position). Subsequent data writes (reads) will be to (from) DDRAM. DDRAM and CGRAM contents are not affected by this instruction. STANDARD NAME CGRAM address 0 1 DDRAM address DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED BR1 BR0 REV: SHEET ...
Page 22
... AC and shifts the display according to the I/D and S bits set by the Entry Mode Set instruction. Before sending this instruction, a DDRAM or CGRAM Address Set instruction should be executed to set the AC to the desired DDRAM or CGRAM address to be read. STANDARD NAME: 1 BF=0 AC contents 0 Write data 1 Read data DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED: REV: 00 SHEET ...
Page 23
... The module can be initialized by using instructions if the module is not reset according to the reset timing detailed in Section 3.7.1 (Reset Timing). After any reset, the function set command must be the first instruction sent to the module. STANDARD NAME: DOCUMENT NUMBER: REV: M0420SD-204SDAR1-3 DATE PRINTED: SHEET ...
Page 24
... DB2 DB2 10 DB4 DB4 12 DB6 DB6 14 Configuration JP1 JP2 JP3 JP5,JP6 open (Note1) open shorted open (Note 1) open shorted open shorted DOCUMENT NUMBER: M0420SD-204SDAR1-3 DATE PRINTED: Serial Parallel Parallel (Intel) (Motorola STB RS SCK RD/ NC DB1 NC DB3 NC DB5 NC DB7 JP7 JP8 shorted ...