AS5046 AB austriamicrosystems, AS5046 AB Datasheet
AS5046 AB
Specifications of AS5046 AB
Related parts for AS5046 AB
AS5046 AB Summary of contents
Page 1
... Ideal for application s in harsh environments Robust system, tolerant to magnet misalignment, airgap variations, temperature variations and external magnetic fields No calibration required Figure 1 Typical Arrangement of AS5046 and Magnet www.austriamicrosystems.com 3 Key Features 360° contactless high resolution angular position encoding User programmable zero position 12-bit 2-wire serial interface Versatile analog output - programmable angular range up to 360° ...
Page 2
... AS5046 Data Sheet Figure 2 AS5046 Block Diagram 14-bit Hall Array & 14-bit Frontend Amplifier Hall Sensor switch matrix AS5046 www.austriamicrosystems.com Sin Ang ADC 12 Mag DSP 8 ADC AGC OTP Range Register preselect 10 Programming Parameters Revision 1.12 MagRNGn Mode CSn Absolute Interface SDA (I² ...
Page 3
... Digital-to-Analog Converter (DAC) ........................................................................................................... 30 15.6 OP-AMP Stage ........................................................................................................................................ 30 15.6.1 Output Noise ....................................................................................................................................... 30 15.7 Application Examples .............................................................................................................................. 31 16 Analog Readback Mode ............................................................................................................................... 31 17 Alignment Mode ........................................................................................................................................... 32 18 Choosing the Proper Magnet........................................................................................................................ 33 18.1 Physical Placement of the Magnet ........................................................................................................... 34 18.1.1 Magnet Placement .............................................................................................................................. 34 19 Simulation Modelling .................................................................................................................................... 35 20 Failure Diagnostics....................................................................................................................................... 36 www.austriamicrosystems.com Revision 1.12 3 – 42 ...
Page 4
... Angular Error Caused by Propagation Delay ....................................................................................... 39 21.6 Internal Timing Tolerance ........................................................................................................................ 39 21.6.1 Absolute Output; Serial Interface......................................................................................................... 39 21.7 Temperature ............................................................................................................................................ 39 21.7.1 Magnetic Temperature Coefficient ....................................................................................................... 39 21.7.2 Accuracy over Temperature ................................................................................................................ 40 21.7.3 Timing Tolerance over Temperature .................................................................................................... 40 22 Package Drawings and Markings ................................................................................................................. 40 23 Packing Options ........................................................................................................................................... 41 24 Recommended PCB Footprint ...................................................................................................................... 41 www.austriamicrosystems.com Revision 1.12 4 – 42 ...
Page 5
... AI analog input DI digital input www.austriamicrosystems.com Description Magnet Field Magnitude RaNGe warning; active low, indicates that the magnetic field strength is outside of the recommended limits. Mode input. Select between low noise (Mode=VSS) and high speed (Mode=VDD5V) mode. Internal pull-down resistor. ...
Page 6
... Pin 11 FB (Feedback) is the inverting input of the OPAMP buffer stage. Access to this pin allows various OPAMP configurations. Pin 12 Vout is the analog output pin. The analog output voltage, ratiometric to VDD5V (3.0 – 5.5V external voltage source and proportional to the angle. www.austriamicrosystems.com Revision 1.12 6 – 42 ...
Page 7
... Body temperature (Lead-free package) Humidity non-condensing 7.2 Operating Conditions Table 3 Operating Conditions Parameter Ambient temperature Supply current Supply voltage at pin VDD5V Voltage regulator output voltage at pin VDD3V3 Supply voltage at pin VDD5V Supply voltage at pin VDD3V3 www.austriamicrosystems.com Min Max VDD5V -0 -0.3 VDD5V +0 -0.3 5 -0.3 7 ...
Page 8
... DC Characteristics for Tristate CMOS Output SDA (operating conditions -40 to +125°C, VDD5V = 3.0-3.6V (3V operation) VDD5V = 4.5-5.5V (5V operation) unless otherwise noted) amb Parameter High level output voltage Low level output voltage Output current Tri-state leakage current www.austriamicrosystems.com Symbol Min Max V 0.7 * VDD5V IH V 0.3 * VDD5V ...
Page 9
... VosOP Offset voltage RTI Output range low VoutL Output range high VoutH Isink Current capability sink Isource current capability source V Output noise noise OPAMP gain (non- Gain inverting) www.austriamicrosystems.com Min Typ Max Unit Note 10 bit 0 Vref V 0.90 *Vref V ref kΩ 8 0.2 VDD3V3-0 ...
Page 10
... Field non-linearity f mag_abs Input frequency (rotational speed of magnet) f mag_inc Displacement radius Disp Recommended magnet material and temperature drift www.austriamicrosystems.com Min Typ Max Unit Note Recommended magnet: Ø 6mm x 2.5mm for cylindrical magnets 2.5 mm Required vertical component of the magnetic field strength on the die’s surface, measured ...
Page 11
... OCF = 1, Angular Data valid System propagation delay absolute output : delay of ADC and DSP Internal sampling rate for absolute output Internal sampling rate for absolute output Read-out frequency Note: 1) Digital interface www.austriamicrosystems.com Symbol Min Typ Max RES 12 INL ± 0.5 opt INL ± ...
Page 12
... Start of data output T CLK / 2 Data output valid t DO valid Data output tristate t DO tristate Pulse width of CSn t CSn Read-out frequency f CLK www.austriamicrosystems.com Actual curve TN Ideal curve DNL+1LSB INL 0.09° 2048 180° Min Typ Max Unit 100 ns 500 ...
Page 13
... CLK pulse width Hold time of V after PROG t PROG finished programming Programming voltage Programming voltage off V level Programming current Analog read CLK CLK Programmed zener voltage V (log.1) Unprogrammed zener V unprogrammed voltage (log. 0) www.austriamicrosystems.com Min Typ Max Data in 250 PrgR PrgH 250 PROG t 1 ...
Page 14
... The AS5046 operates either at 3.3V ±10 ±10%. This is made possible by an internal 3.3V Low-Dropout (LDO) Voltage regulator. The core supply voltage is always taken from the LDO output, as the internal blocks are always operating at 3.3V.For 3.3V operation, the LDO must be bypassed by connecting VDD3V3 with VDD5V (see Figure 5). www.austriamicrosystems.com 3.3V Operation 2µ2...10µF Internal ...
Page 15
... The registers in the AS5046 are available in a data length of 8 bit (1 byte), 24 bit (3 bytes) and 32 bit (4 bytes). Shown below in Figure common 8-bit data transfer. Figure 6 8-bit Serial Read / Write Timing Figure 7 shows a transfer timing diagram for the first 16 bits of the Serial Interface Unit. Figure 7 16-bit Serial Read / Write Timing www.austriamicrosystems.com Revision 1.12 15 – 42 ...
Page 16
... Note that the angle information is only valid, if the Hall Sensor Front-end is configured properly. See Table 16 for more information. 11.1.1 12-bit Angle Information The 12-bit angle data consists of two blocks: the upper 10-bits in bytes 1 & 2 and the lower two bits in byte 4. www.austriamicrosystems.com Register Internal Bit ...
Page 17
... Hall Sensor H0 (see Figure 8) address 111 selects Hall Sensor H7 (see Figure 8) Figure 8 Location of Hall Elements on Chip (top view) Note: If the magnet is placed like shown in Figure 8 the encoder reading will be of zero. www.austriamicrosystems.com OCF must be 1 for valid data COF must be 0 ...
Page 18
... FE4 100 0 0 FE5 101 0 0 FE6 110 0 0 FE7 111 0 0 This example uses two opposite Hall sensors 1 and 5 in differential mode and assigns the resulting signal to the COS signal bus: www.austriamicrosystems.com Byte1 SenseEN NC NC COS_EN NC NC COS_EN SIN_EN ...
Page 19
... At a low magnetic field strength (below level B1 / B2) the magnitude will be <32 and the AGC will be at maximum: 255. The LIN status bit will be set (red range not recommended to operate in this range, although the AS5046 will still produce usable results at very weak magnetic fields. www.austriamicrosystems.com NC NC ...
Page 20
... If the magnitude exceeds a value of 127, the COF (cordic overflow) alarm will be set. This case can only occur with very strong magnets and does usually not occur in practice. The angular data will be invalid when the COF bit is set. Figure 9 Magnitude and AGC Values vs. Magnetic Field Strength www.austriamicrosystems.com Revision 1.12 20 – 42 ...
Page 21
... Mag Analog LIN INC DEC Rngn output Off enabled Off enabled Off enabled enabled disabled www.austriamicrosystems.com Symbol Min Typ B 16.77 17.95 r2y25 B 33.01 35.35 y2g25 B 60.0 64.24 g2y25 B 90.45 96.87 y2r25 B 15.64 17.95 r2y B 30.80 35.35 y2g B 55.96 64.24 g2y 84.39 96 ...
Page 22
... This mode is accomplished by connecting all the SDA and SCL inputs/outputs in parallel. Each AS5046 device can be programmed one address ranging from 0…7 (see Table 14) Figure 10 Parallel Connection Devices µC SCL SDA www.austriamicrosystems.com Slow Mode (Pin MODE = 1) 2.61 kHz (383µs) 10.42 kHz (95.9µs) ≤ 0.03° rms 384µs ...
Page 23
... The output is ratiometric to the supply voltage (VDD5V), which can range from 3.0V to 5.5V. If the DAC reference is switched to an external reference (pin DACref), the output is ratiometric to the external reference. 14.1.1 Full Scale Mode This output mode provides a ratiometric DAC output of (0% to 100%)x Vref = internal 2x gain, see Figure 17) www.austriamicrosystems.com *) , amplified by the OPAMP stage (default Revision 1.12 23 – 42 ...
Page 24
... To enable this feature an OTP bit in the factory setting must be set. The corresponding bit is FS6. See Application Note AS5040-20 (Extended features of OTP programming) for further details. The application note is available for download at the austriamicrosystems website. The analog and digital outputs will have the following conditions: ...
Page 25
... Analog output span: 0=0-100%, 1=10-90%*VDD; this bit also sets device address bit A0 ClampMd EN: Output Range (OR0, OR1): Analog Output Range Selection [1: 360° 90° Disable shutdown of analog output: see 14.1.2 www.austriamicrosystems.com DAC Output Voltage 2) < 10% VDD 2) < 10% VDD 2) > 90% VDD 2) > ...
Page 26
... Programming Access – OTP Write Cycle (section of Figure 14) CSn t Datain Prog CCW 1 SCL t Prog enable t Datain valid Figure 14 Complete OTP Programming Sequence Figure 15 OTP Programming Hardware Connection of AS5046 (shown with AS5046 demoboard) www.austriamicrosystems.com clk see text Zero Position Revision 1.12 FB_int RefExt ...
Page 27
... Note: the default setting for the OPAMP feedback path is:FB_intEn=0=external. The external resistors Rf and Rg must be installed. In the programmed state (FB_intEn=1=internal), these resistors do not need to be installed as the feedback path is internal (Rf_int and Rg_int). www.austriamicrosystems.com the output can be electrically rotated to match a given output voltage to any mechanical position 180° ...
Page 28
... In 360°-mode, a jitter between V and V at the 360° point is also prevented due to a hysteresis. out,max out,min www.austriamicrosystems.com External DAC reference pin. Leave open or connect to VSS if not used 9 2 ...
Page 29
... This procedure is essentially a “Write Data” sequence (see Figure 13) without a subsequent OTP programming cycle. The “Write Data” sequence may be applied at any time during normal operation. This configuration remains set while the power supply voltage is above the power-on reset level (see 7.5). See Application Note AN5000-20 for further information. www.austriamicrosystems.com ° ...
Page 30
... V = noise level at pin Vout in Vrms noise, Vout TN = transition noise (in °rms; see 7.5) VDD5V = supply voltage VDD5V noise level of OPAMP noise,OPAMP (paragraph 0) in Vrms www.austriamicrosystems.com =0V or VDD5V). out in section 7.3.6. Note that the noise level is given for noise noise , OPAMP Revision 1.12 ...
Page 31
... A reading between 100mV and 1V indicates a faulty bit, which may result in an undefined digital value, when the OTP is read at power-up. th Following the 16 clock (after reading bit “ccw”), the chip must be reset by disconnecting the power supply. Figure 18 Analog OTP Register Read www.austriamicrosystems.com Revision 1.12 , that ref , and the resulting ref 31 – 42 ...
Page 32
... The MagInc and MagDec indicators will when the alignment mode reading is < 128. At the same time, hardware pin MagRngn (#1) will be pulled to VSS. The Alignment mode can be reset to normal operation mode by a power-on-reset (cycle power supply falling edge of CSn with PROG=low (see Figure 20). Figure 19 Enabling the Alignment Mode Figure 20 Exiting Alignment Mode www.austriamicrosystems.com Revision 1.12 32 – 42 ...
Page 33
... The magnet’s field strength perpendicular to the die surface should be verified using a gauss-meter. The magnetic field given distance, along a concentric circle with a radius of 1.1mm (R1), should be in the range of ±45mT…±75mT. v (see Figure 21). Figure 21 Typical Magnet and Magnetic Field Distribution www.austriamicrosystems.com typ. 6mm diameter N S Magnet axis Magnet axis R1 ...
Page 34
... A magnetic field outside the specified range may still produce usable results, but the out-of-range condition will be indicated by MagRngn (pin 1), which will be pulled low. At this condition, the angular data is still available over the digital serial interface, but the analog output will be turned off. Figure 23 Vertical Placement of the Magnet www.austriamicrosystems.com 3 2.433 ...
Page 35
... The chip will continue to operate, but with degraded output linearity, if the signal field strength is outside the recommended range. Too strong magnetic fields will introduce errors due to saturation effects in the internal preamplifiers. Too weak magnetic fields will introduce errors due to noise becoming more dominant. www.austriamicrosystems.com 3.9mm +/-0.235mm 1 2 ...
Page 36
... For each misalignment step, the measurement as shown in Figure 26 is repeated and the accuracy (Err (e.g. 0.25° in Figure 26) is entered as the Z-axis in the 3D-graph. www.austriamicrosystems.com )/2 is specified as better than ±0.5 – Err ...
Page 37
... Linearity Error over XY-misalignment [° ° Linearity Error with Centered Magnet Err max Err min Revision 1 ...
Page 38
... Table 24 Speed Performance Fast Mode (pin Mode = 1) 610rpm = 1024 samples / turn 1220rpm = 512 samples / turn 2441rpm = 256 samples / turn etc… www.austriamicrosystems.com *1 Slow Mode (pin Mode = 0 or open) 610rpm = 256 samples / turn 1220rpm = 128 samples / turn 2441rpm = 64 samples / turn etc… ...
Page 39
... The magnetic field change is: 165 x -0.12% = -19.8%, which corresponds to 75mT at –40°C and 60mT at 125°C . The AS5046 can compensate for this temperature related field strength change automatically, no user adjustment is required. www.austriamicrosystems.com pr . delay Revision 1.12 39 – ...
Page 40
... The internal RC oscillator is factory trimmed to ±5%. Over temperature, this tolerance may increase to ±10%. Generally, the timing tolerance has no influence in the accuracy or resolution of the system used mainly for internal clock generation. 22 Package Drawings and Markings 16-Lead Shrink Small Outline Package SSOP-16 Figure 27 Package Drawings and Marking www.austriamicrosystems.com Revision 1.12 40 – 42 ...
Page 41
... Recommended PCB Footprint Figure 28 Recommended PCB Footprint Recommended Footprint Data mm inch A 9.02 0.355 B 6.16 0.242 C 0.46 0.018 D 0.65 0.025 E 5.01 0.197 www.austriamicrosystems.com inch Min Typ Max .068 .073 .078 .002 .005 .008 .066 .068 .070 .010 .012 .015 .004 - .008 .239 ...
Page 42
... AG for each application. The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein ...