KIT DEV FOR C8051F34X

C8051F340DK

Manufacturer Part NumberC8051F340DK
DescriptionKIT DEV FOR C8051F34X
ManufacturerSilicon Laboratories Inc
TypeMCU
C8051F340DK datasheets
 

Specifications of C8051F340DK

ContentsEvaluation Board, Power Supply, USB Cables, Adapter and DocumentationProcessor To Be EvaluatedC8051F34x
Interface TypeUSBTool / Board ApplicationsGeneral Purpose MCU, MPU, DSP, DSC
Mcu Supported FamiliesC8051F34xSupported DevicesC8051F340 C8051F341 C8051F342 And More
Silicon ManufacturerSilicon LabsCore Architecture8051
Core Sub-architecture80C51Silicon Core NumberC8051F34x
Silicon Family NameC8051F34xLead Free Status / RoHS StatusContains lead / RoHS non-compliant
For Use With/related ProductsSilicon Laboratories C8051F34xFor Use With336-1320 - KIT REF DES USB MASS STORAGE
Other names336-1307  
Page 1/1

Download datasheet (43Kb)Embed
USB, 48 MIPS, 64 kB Flash, 10-Bit ADC, 48-Pin Mixed-Signal MCU
Analog Peripherals
10-Bit ADC
-
±1 LSB INL; no missing codes
-
Programmable throughput up to 200 ksps
-
Up to 17 external inputs; programmable as single-ended or differential
-
Built-in temperature sensor (±3 °C)
Two Comparators
Internal Voltage Reference: 2.4 V
POR/Brown-out Detector
USB Function Controller
-
USB specification 2.0 compliant
-
Full-speed (12 Mbps) or low-speed (1.5 Mbps) operation
-
Integrated clock recovery; no external crystal required for either full-
speed or low-speed operation
-
Supports eight flexible endpoints
-
Dedicated 1 kB USB buffer memory
-
Integrated transceiver; no external resistors required
On-Chip Debug
-
On-chip debug circuitry facilitates full speed, non-intrusive in-system
debug (no emulator required)
-
Provides breakpoints, single stepping
-
Inspect/modify memory, registers, and USB memory
-
Superior performance to emulation systems using ICE-chips, target
pods, and sockets
Temperature Range: –40 to +85 °C
5.0V
Voltage
REGIN
IN
Regulator
OUT
Analog/Digital
VDD
Power
GND
C2D
Debug HW
RST/C2CK
Brown-
POR
Out
XTAL1 XTAL2
External
Oscillator
Circuit
12 MHz
Internal
x4
Oscillator
÷ 2
Clock
÷ 1,2,3,4
Recovery
D+
USB
Transceiver
D-
VBUS
USB
High-Speed 8051 µC Core
-
Pipelined instruction architecture; executes 70% of instructions in 1 or 2
system clocks
-
Up to 48 MIPS throughput with 48 MHz Clock
-
Expanded interrupt handler
Memory
-
4352 bytes data RAM (256 + 4 kB)
-
64 kB Flash; in-system programmable in 512-byte sectors (512 bytes
are reserved)
-
External parallel data memory interface
Digital Peripherals
-
40 port I/O; all are 5 V tolerant
-
Hardware SMBus™ (I
available concurrently
-
4 general-purpose 16-bit counter/timers
-
Programmable 16-bit counter array with 5 capture/compare modules
Clock Sources
-
Internal oscillator: 0.25% accuracy with clock recovery enabled;
supports all USB and UART modes
-
External oscillator: Crystal, RC, C, or Clock
-
On-chip clock multiplier: up to 48 MHz
Voltage Regulator
-
On-chip voltage regulator supports USB bus-powered operation
-
Regulator bypass mode supports USB self-powered operation
Operating Voltage: 2.7 to 5.25 V
Ordering Part Number
-
C8051F340-GQ, 48-Pin TQFP, 9x9 mm
Enable
SFR Bus
8
0,1,2,3 /
64 kB
0
FLASH
5
256 Byte
Reset
1
SRAM
4 kB
C
XRAM
C
o
P1 Latch
T
r
L
External Data
e
Memory Bus
P2 Latch
System
Clock
A
d
÷ 2
d
P3 Latch
r
USB Clock
D
P4 Latch
a
t
a
USB
Controller
1 kB USB
VREF
SRAM
VDD
10-bit
200 ksps
ADC
Copyright © 2009 by Silicon Laboratories
C8051F340
2
C™ compatible), SPI™, and 2 UART serial ports
2
P0.0
P
Port 0
P0.1
0
P0.2/XTAL1
Latch
P0.3/XTAL2
P0.4
D
UART0
P0.5
r
P0.6/CNVSTR
v
P0.7/VREF
UART1
P1.0
P
Timer
P1.1
1
P1.2
RTC
P1.3
C
P1.4
D
P1.5/ALE
R
PCA/
r
P1.6/RD
O
WDT
v
P1.7/WR
S
S
SMBus
P2.0/A0
P
B
P2.1/A1
2
A
P2.2/A2
SPI
P2.3/A3
R
P2.4/A4
D
P2.5/A5
r
P2.6/A6
v
P2.7/A7
P3.0/A8/C2D
P
P3.1/A9
3
P3.2/A10
P3.3/A11
P3.4/A12
D
P3.5/A13
r
P3.6/A14
v
P3.7/A15
P4.0/D0
P
P4.1/D1
4
P4.2/D2
P4.3/D3
P4.4/D4
D
P4.5/D5
r
P4.6/D6
v
P4.7/D7
VREF
CP0
+
-
CP1
+
-
Temp
A
AIN0-AIN16
M
VDD
U
X
VREF
4.8.2009