74AUP1G00 PHILIPS [NXP Semiconductors], 74AUP1G00 Datasheet

no-image

74AUP1G00

Manufacturer Part Number
74AUP1G00
Description
Low-power 2-input NAND gate
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74AUP1G00GW
Manufacturer:
ALPHA
Quantity:
90 000
Part Number:
74AUP1G00GW
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
74AUP1G00GWЈ¬125
Manufacturer:
NXP
Quantity:
16 000
1. General description
2. Features
The 74AUP1G00 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families.
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire V
This device ensures a very low static and dynamic power consumption across the entire
V
This device is fully specified for partial Power-down applications using I
The I
the device when it is powered down.
The 74AUP1G00 provides the single 2-input NAND function.
CC
74AUP1G00
Low-power 2-input NAND gate
Rev. 02 — 29 June 2006
Wide supply voltage range from 0.8 V to 3.6 V
High noise immunity
Complies with JEDEC standards:
ESD protection:
Low static power consumption; I
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of V
I
Multiple package options
Specified from 40 C to +85 C and 40 C to +125 C
OFF
range from 0.8 V to 3.6 V.
OFF
JESD8-12 (0.8 V to 1.3 V)
JESD8-11 (0.9 V to 1.65 V)
JESD8-7 (1.2 V to 1.95 V)
JESD8-5 (1.8 V to 2.7 V)
JESD8-B (2.7 V to 3.6 V)
HBM JESD22-A114-C Class 3A. Exceeds 5000 V
MM JESD22-A115-A exceeds 200 V
CDM JESD22-C101-C exceeds 1000 V
circuitry provides partial Power-down mode operation
circuitry disables the output, preventing the damaging backflow current through
CC
range from 0.8 V to 3.6 V.
CC
= 0.9 A (maximum)
CC
Product data sheet
OFF
.

Related parts for 74AUP1G00

74AUP1G00 Summary of contents

Page 1

... Low-power 2-input NAND gate Rev. 02 — 29 June 2006 1. General description The 74AUP1G00 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire V ...

Page 2

... GND 001aaf016 Fig 4. Pin configuration SOT353-1 (TSSOP5) 74AUP1G00_2 Product data sheet Description TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.25 mm XSON6 plastic extremely thin small outline package; no leads; 6 terminals; body 1 XSON6 plastic extremely thin small outline package; no leads; ...

Page 3

... < Active mode Power-down mode +125 C amb derates linearly with 4.0 mW/K. tot derates linearly with 2.4 mW/K. tot Rev. 02 — 29 June 2006 74AUP1G00 Low-power 2-input NAND gate Output Min Max Unit 0.5 +4 [1] 0.5 +4.6 ...

Page 4

... 1 1 2 3 2 4 Rev. 02 — 29 June 2006 74AUP1G00 Low-power 2-input NAND gate Min Max 0.8 3 3.6 40 +125 0 200 Min Typ Max 2.0 - ...

Page 5

... 2 4 GND Rev. 02 — 29 June 2006 74AUP1G00 Low-power 2-input NAND gate Min Typ Max - - - - - - - - 0 1 ...

Page 6

... 3 0 GND GND. CC Rev. 02 — 29 June 2006 74AUP1G00 Low-power 2-input NAND gate Min Typ Max - - 0 0.30 ...

Page 7

... see Figure Rev. 02 — 29 June 2006 74AUP1G00 Low-power 2-input NAND gate [1] Min Typ Max Unit - 17 2.5 5.3 11.0 ns 2.0 3.8 6.8 ns 1.6 3.1 5.3 ns 1.3 2.5 4.0 ns 1.0 2.2 3 ...

Page 8

... see Figure Rev. 02 — 29 June 2006 74AUP1G00 Low-power 2-input NAND gate [1] Min Typ [ 2.6 - 2.8 - 2.9 - 3.1 - 3 +125 C Min Max Min 2.1 12.2 2 ...

Page 9

... input M GND t PHL output Table 10. Input 0 Rev. 02 — 29 June 2006 74AUP1G00 Low-power 2-input NAND gate + +125 C Min Max Min 3.1 16.5 3.1 2.5 10.5 2.5 2.0 8.3 2.0 1.5 6.4 1.5 1.4 5.7 1.4 4.1 22.6 4.1 2.9 14.0 2.9 2.3 11.1 2.3 2.1 8.5 2.1 2.1 7.6 2.1 ...

Page 10

... PULSE DUT GENERATOR for measuring propagation delays, setup and hold times and pulse width R L Rev. 02 — 29 June 2006 74AUP1G00 Low-power 2-input NAND gate V EXT 001aac521 of the pulse generator EXT ...

Page 11

... 1 scale (1) ( 0.30 0.25 2.25 1.35 0.65 0.15 0.08 1.85 1.15 REFERENCES JEDEC JEITA MO-203 SC-88A Rev. 02 — 29 June 2006 74AUP1G00 Low-power 2-input NAND gate detail 2.25 0.46 1.3 0.425 0.3 0.1 2.0 0.21 EUROPEAN PROJECTION © ...

Page 12

... scale 1.05 0.35 0.40 0.6 0.5 0.95 0.27 0.32 REFERENCES JEDEC JEITA MO-252 Rev. 02 — 29 June 2006 74AUP1G00 Low-power 2-input NAND gate 4 ( EUROPEAN PROJECTION © Koninklijke Philips Electronics N.V. 2006. All rights reserved. SOT886 ISSUE DATE 04-07-15 04-07- ...

Page 13

... Product data sheet scale 1.05 0.35 0.40 0.55 0.35 0.95 0.27 0.32 REFERENCES JEDEC JEITA Rev. 02 — 29 June 2006 74AUP1G00 Low-power 2-input NAND gate SOT891 2 mm EUROPEAN ISSUE DATE PROJECTION 05-03-11 05-04-06 © Koninklijke Philips Electronics N.V. 2006. All rights reserved ...

Page 14

... Revision history Table 13. Revision history Document ID Release date 74AUP1G00_2 20060629 • Modifications: ESD HBM and C • Added type number 74AUP1G00GF (XSON6/SOT891) package 74AUP1G00_1 20050711 74AUP1G00_2 Product data sheet Data sheet status Change notice Product data sheet - values modified in Section ...

Page 15

... Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. Rev. 02 — 29 June 2006 74AUP1G00 Low-power 2-input NAND gate © Koninklijke Philips Electronics N.V. 2006. All rights reserved ...

Page 16

... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © Koninklijke Philips Electronics N.V. 2006. For more information, please visit: http://www.semiconductors.philips.com. For sales office addresses, email to: sales.addresses@www.semiconductors.philips.com. All rights reserved. Date of release: 29 June 2006 Document identifier: 74AUP1G00_2 ...

Related keywords