A3992 Allegro MicroSystems, Inc., A3992 Datasheet

no-image

A3992

Manufacturer Part Number
A3992
Description
DMOS Dual Full-Bridge Microstepping PWM Motor Driver
Manufacturer
Allegro MicroSystems, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A3992SB
Manufacturer:
ALLEGRO/雅丽高
Quantity:
20 000
Part Number:
A3992SB-T
Manufacturer:
ALLEGRO
Quantity:
8 636
Part Number:
A3992SBT
Manufacturer:
ALLEGRO
Quantity:
14
Part Number:
A3992SBT
Manufacturer:
ALLEGRO/雅丽高
Quantity:
20 000
Part Number:
A3992SLPT
Quantity:
5 510
Part Number:
A3992SLPT
Manufacturer:
ALLEGRO/雅丽高
Quantity:
20 000
Part Number:
A3992SLPT.
Manufacturer:
ALLEGRO/雅丽高
Quantity:
20 000
Features and Benefits
▪ ±1.5 A, 50 V continuous output rating
▪ Low R
▪ Short-to-ground protection
▪ Shorted load protection
▪ Optimized microstepping via six bit linear DACs
▪ Programmable mixed, fast, and slow current decay modes
▪ 4 MHz internal oscillator for digital timing
▪ Serial interface controls chip functions
▪ Synchronous rectification for low power dissipation
▪ Internal UVLO and thermal shutdown circuitry
▪ Crossover-current protection
▪ Inputs compatible with 5 or 3.3 V control signals
▪ Sleep and Idle modes
Packages
3992DS
24 pin batwing DIP (suffi x B) and 24 pin TSSOP with
exposed thermal pad (suffi x LP)
DMOS Dual Full-Bridge Microstepping PWM Motor Driver
LP package approximate scale
DS(on)
DMOS output drivers
Microcontroller or
Controller Logic
10 μF
5 kΩ
Typical Application
VDD
ROSC
CLOCK
DATA
STROBE
REF
SLEEP
VREG
0.22 μF
Description
Designed for pulse width modulated (PWM) current control of
bipolar microstepped stepper motors, the A3992 is capable of
continuous output currents to ±1.5 A and operating voltages to
50 V. Internal fixed off-time PWM current control timing circuitry
can be programmed via the serial interface to operate in slow, fast,
or mixed decay modes.
The desired load current level is set via the serial port with two
six bit linear DACs in conjunction with a reference voltage. The
six bits of control allow maximum flexibility in torque control for
a variety of step methods, from microstepping to full step drive.
Load current is set in 1.56% increments of the maximum value.
Synchronous rectification circuitry allows the load current to flow
through the low R
decay. This feature eliminates the need for external clamp diodes
in most applications, saving cost and external component count,
while minimizing power dissipation.
Internal circuit protection includes short-to-ground, shorted load,
thermal shutdown with hysteresis, and crossover current protection.
Special power up sequencing is not required.
The A3992 is supplied in a thin profile (1.2 mm maximum height)
24 pin TSSOP (suffix LP) with exposed thermal pad and a 24 pin
plastic DIP with dual copper batwing tabs (suffix B). The exposed
thermal pad on the LP is at ground potential and needs no electrical
isolation. Both packages are lead (Pb) free with 100% matte tin
leadframe plating.
A3992
CP1
0.22 μF
SENSE1
SENSE2
OUT1B
OUT2B
OUT1A
OUT2A
CP2
VBB1
VBB2
VCP
DS(on)
of the DMOS output driver during current
0.22 μF
0.1 μF
100 μF
0.1 μF
A3992

Related parts for A3992

A3992 Summary of contents

Page 1

... Special power up sequencing is not required. The A3992 is supplied in a thin profile (1.2 mm maximum height) 24 pin TSSOP (suffix LP) with exposed thermal pad and a 24 pin plastic DIP with dual copper batwing tabs (suffix B). The exposed thermal pad on the ground potential and needs no electrical isolation ...

Page 2

... A3992 Selection Guide Part Number A3992SB-T A3992SLP-T A3992SLPTR-T Tape, 4000 pieces/reel *Contact Allegro for additional packing options Absolute Maximum Ratings Characteristic Load Supply Voltage Output Current Logic Supply Voltage Logic Input Voltage Range VBBx to OUTx Voltage OUTx to SENSEx Voltage REF Reference Voltage ...

Page 3

... A3992 VDD UVLO and Fault Detect MUX Bit Linear DAC Internal Oscillator OSC OSC Select/ Divider CLOCK DATA Serial Port STROBE SLEEP REF 6 Bit REF Buffer Linear DAC Microstepping PWM Motor Driver Functional Block Diagram 0.22 µF CP2 ...

Page 4

... A3992 ELECTRICAL CHARACTERISTICS 1 valid at T Characteristic Output Drivers Load Supply Voltage Range Output Leakage Current Output On Resistance Body Diode Forward Voltage Motor Supply Current Logic Supply Current Control Logic Logic Supply Voltage Range Logic Input Voltage Logic Input Current Input Hysteresis ...

Page 5

... A3992 The A3992 is controlled via a 3 wire serial port. The programmable functions allow maximum fl exibility in confi guring the PWM to the motor drive requirements. The serial data is written as two 19 bit words, 1 bit to select which word (referred to here as Word 0 and Word 1) and 18 bits of data. The serial port is defi ned in the following tables and text descriptions ...

Page 6

... A3992 Word 1 Bit Assignments Word 1 is selected by setting Assignments are summarized in the following table, and desribed in detail in the remainder of this section. Word 1 Bit Assignments Bit Function D0 Word Select = 1 D1 Blank Time LSB D2 Blank Time MSB D3 Off Time LSB D4 Off Time Bit1 ...

Page 7

... If the fast decay time is set longer than the off- time, the device effectively operates in fast decay mode. Oscillator. input, typically 4 MHz. The A3992 can be confi gured to select either the 4 MHz internal oscillator or, if more precise accuracy is required, an external clock can be connected to the OSC terminal ...

Page 8

... A3992 Charge Pump (CP1 and CP2). used to generate a gate supply greater than V drive the source FET gates. A 0.22 μF ceramic capaci- tor is required between CP1 and CP2 for pumping purposes. A 0.22 μF ceramic capacitor is required between VCP and the VBB terminals to act as a reser- voir to operate the high-side FETs ...

Page 9

... The A3992 synchronous rectifi cation feature turns on the appropriate MOSFETs during current decay, and effec- tively shorts out the body diodes with the low R driver. This lowers power dissipation signifi ...

Page 10

... By making the connection be- tween the pad and the ground plane directly under the A3992, that area becomes an ideal location for a star ground point. A low impedance ground will prevent ground bounce during high current operation and en- sure that the supply voltage remains stable at the input terminal ...

Page 11

... A3992 B Package VCP 1 CP1 2 CP2 3 OUT1B 4 VBB1 5 GND 6 GND 7 SENSE1 8 OUT1A 9 STROBE 10 CLOCK 11 DATA 12 Terminal List Table Number B Package Package 18 – – Microstepping PWM Motor Driver Device Pin-out Diagrams ...

Page 12

... A3992 Package B, 24 Pin DIP with Fused Pins Package B, 24 Pin DIP with Fused Pins .005 0.13 MIN .070 1.78 .045 1.14 Preliminary dimensions, for reference only Dimensions in inches Metric dimensions (mm) in brackets, for reference only (reference JEDEC MS-001 AF) Dimensions exclusive of mold flash, gate burrs, and dambar protrusions ...

Page 13

... A3992 Package LP, 24 Pin TSSOP with Exposed Thermal Pad Package LP, 24 Pin TSSOP with Exposed Thermal Pad Preliminary dimensions, for reference only Dimensions in millimeters U.S. Customary dimensions (in.) in brackets, for reference only (reference JEDEC MO-153 ADT) Dimensions exclusive of mold flash, gate burrs, and dambar protrusions ...

Related keywords