ADP3820 Analog Devices, ADP3820 Datasheet
ADP3820
Available stocks
Related parts for ADP3820
ADP3820 Summary of contents
Page 1
... Hand-Held Instruments Cellular Telephones Battery Operated Devices GENERAL DESCRIPTION The ADP3820 is a precision single cell Li-Ion battery charge controller that can be used with an external Power PMOS de- vice to form a two-chip, low cost, low dropout linear battery charger available in two voltage options to accommodate Li-Ion batteries with coke or graphite anodes. The ADP3820’ ...
Page 2
... ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3820 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality ...
Page 3
... NC No Connect. REV. A PIN CONFIGURATIONS SO ADP3820 GND TOP VIEW GATE (Not to Scale CONNECT pin if IN –3– ADP3820 RT-6 (SOT-23- ADP3820 GND TOP VIEW GATE (Not to Scale) OUT OUT ...
Page 4
... Performance Characteristics ADP3820 4.110 V = 5.1V IN 4.105 4.100 4.095 4.090 0 200 400 600 I – mA LOAD Figure 2. V vs. I OUT LOAD 4.110 LOAD 4.105 4.100 4.095 4.090 INPUT VOLTAGE – V Figure OUT IN 4.110 I = 10mA LOAD 4.105 4.100 4.095 4 ...
Page 5
... Figure 11. V –10 –20 –30 –40 –50 –60 –70 –80 –90 –100 5.000 4.000 3.000 2.000 1.000 0.000 –5– ADP3820 V = 4.2V OUT V = 4.1V OUT 0 –40 – TEMPERATURE – C vs. Temperature 5 OUT LOAD I = 1mA LOAD 10 100 ...
Page 6
... The voltage drop across the R resistor is sensed by the IS input of the ADP3820. At minimum battery voltage or at shorted battery, the circuit reduces this current (foldback) to limit the dissipation of the FET (see Fig- ure 13) ...
Page 7
... A. anyCAP is a trademark of Analog Devices, Inc. REV. A Gate-to-Source Clamp gate-to-source voltage clamp is provided by the ADP3820 to protect most MOSFET gates in the event the V and the output is suddenly shorted to ground. This allows use of the new, low R ...
Page 8
... ADP3820 PCB Layout Issues For optimum voltage regulation, place the load as close as pos- sible to the device’s V and GND pins recommended to OUT use dedicated PCB traces to connect the MOSFET’s drain to the positive terminal and GND to the negative terminal of the load to avoid voltage drops along the high current carrying PCB traces ...