ICS83021AMI IDT, Integrated Device Technology Inc, ICS83021AMI Datasheet
ICS83021AMI
Specifications of ICS83021AMI
Available stocks
Related parts for ICS83021AMI
ICS83021AMI Summary of contents
Page 1
DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR General Description The ICS83021I is a 1-to-1 Differential-to-LVCMOS/ ICS LVTTL Translator and a member of the HiPerClockS™ family of High Performance Clock HiPerClockS™ Solutions from IDT. The differential input is highly flexible and can accept the ...
Page 2
ICS83021I 1-TO-1 DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR Table 1. Pin Descriptions Number Name Unused 2 CLK 3 nCLK 5 GND Power 7 Q0 Output 8 V Power DD NOTE: Pullup and Pulldown refer to internal input resistors. See Table ...
Page 3
ICS83021I 1-TO-1 DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR Absolute Maximum Ratings NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond ...
Page 4
ICS83021I 1-TO-1 DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR AC Electrical Characteristics Table 4A. AC Characteristics, V Parameter Symbol f Output Frequency MAX t Propagation Delay, NOTE 1 PD tsk(pp) Part-to-Part Skew; NOTE 2, 3 Buffer Additive Phase Jitter, RMS; tjit refer to Additive Phase ...
Page 5
ICS83021I 1-TO-1 DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR Additive Phase Jitter The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the dBc Phase Noise. This value is normally expressed using a ...
Page 6
ICS83021I 1-TO-1 DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR Parameter Measurement Information 1.65V±0.15V V DD LVCMOS GND -1.65V±0.15V 3.3V Core/3.3V LVCMOS Output Load AC Test Circuit V DD nCLK V Cross Points PP CLK GND Differential Input Level 2V 0. 3.3V Output ...
Page 7
ICS83021I 1-TO-1 DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR Parameter Measurement Information, continued nCLK CLK Propagation Delay Application Information Wiring the Differential Input to Accept Single Ended Levels Figure 1 shows how the differential input can be wired to ...
Page 8
ICS83021I 1-TO-1 DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR Differential Clock Input Interface The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the V V input requirements. Figures show interface CMR examples for the ...
Page 9
ICS83021I 1-TO-1 DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR Reliability Information θ Table 5. vs. Air Flow Table for an 8 Lead SOIC JA Linear Feet per Minute Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards Transistor Count The transistor count ...
Page 10
ICS83021I 1-TO-1 DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR Ordering Information Table 7. Ordering Information Part/Order Number Marking 83021AMI 83021AMI 83021AMIT 83021AMI 83021AMILF 83021AIL 83021AMILFT 83021AIL NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are ...
Page 11
ICS83021I 1-TO-1 DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR Revision History Sheet Rev Table Page Description of Change T2 2 Pin Characteristics table - added 2.5V C T3B 3 Added 2.5V Power Supply table. T3C 3 LVCMOS table - added 2.5V V T3D 3 Differential ...
Page 12
ICS83021I 1-TO-1 DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR Contact Information: www.IDT.com Sales 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT © 2008 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks ...