MC100ELT23 ON Semiconductor, MC100ELT23 Datasheet
MC100ELT23
Available stocks
Related parts for MC100ELT23
MC100ELT23 Summary of contents
Page 1
... V Dual Differential PECL to TTL Translator Description The MC100ELT23 is a dual differential PECL to TTL translator. Because PECL (Positive ECL) levels are used, only +5 V and ground are required. The small outline 8-lead package and the dual gate design of the ELT23 makes it ideal for applications which require the translation of a clock and a data signal. The PECL inputs are differential ...
Page 2
PECL TTL Figure 1. 8−Lead Pinout (Top View) and Logic Diagram Table 2. ATTRIBUTES Internal Input Pulldown Resistor Internal Input Pullup Resistor ESD Protection Moisture Sensitivity, Indefinite Time Out of Drypack (Note ...
Page 3
Table 4. PECL INPUT DC CHARACTERISTICS Symbol Characteristic V Input HIGH Voltage (Single−Ended) (Note Input LOW Voltage (Single−Ended Input HIGH Voltage Common Mode Range IHCMR (Differential) (Note 4) I Input HIGH Current IH I Input ...
Page 4
... Figure 2. TTL Output Loading Used for Device Evaluation ORDERING INFORMATION Device MC100ELT23D MC100ELT23DG MC100ELT23DR2 MC100ELT23DR2G MC100ELT23DT MC100ELT23DTG MC100ELT23DTR2 MC100ELT23DTR2G MC100ELT23MNR4 MC100ELT23MNR4G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. APPLICATION TTL RECEIVER CHARACTERISTIC TEST ...
Page 5
Resource Reference of Application Notes AN1405/D − ECL Clock Distribution Techniques AN1406/D − Designing with PECL (ECL at +5.0 V) AN1503/D − ECLinPSt I/O SPiCE Modeling Kit AN1504/D − Metastability and the ECLinPS Family AN1568/D − Interfacing Between LVDS and ...
Page 6
... C SEATING PLANE −Z− 0.25 (0.010 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−8 NB CASE 751−07 ISSUE 0.10 (0.004) ...
Page 7
K 8x REF 0.10 (0.004) 0.15 (0.006 L −U− PIN 1 IDENT 0.15 (0.006 −V− C 0.10 (0.004) D −T− SEATING G PLANE PACKAGE DIMENSIONS TSSOP−8 ...
Page 8
... AND 0.30 MM FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. MILLIMETERS DIM MIN MAX A 0.80 1.00 A1 0.00 0.05 A3 0.20 REF b 0.20 0.30 2.00 BSC D D2 1.10 1.30 E 2.00 BSC E2 0.70 0.90 e 0.50 BSC K 0.20 −−− L 0.25 0.35 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative MC100ELT23/D ...