MC100EPT22 ON Semiconductor, MC100EPT22 Datasheet

no-image

MC100EPT22

Manufacturer Part Number
MC100EPT22
Description
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC100EPT22D
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC100EPT22DG
Manufacturer:
ON Semiconductor
Quantity:
98
Part Number:
MC100EPT22DR2
Manufacturer:
ONSEMI
Quantity:
3 048
Part Number:
MC100EPT22DR2
0
Part Number:
MC100EPT22DR2G
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC100EPT22DR2G
0
Company:
Part Number:
MC100EPT22DR2G
Quantity:
5 000
Part Number:
MC100EPT22DT
Manufacturer:
ON
Quantity:
138
Part Number:
MC100EPT22DTR2G
Manufacturer:
ON
Quantity:
1 770
MC100EPT22
3.3V Dual LVTTL/LVCMOS
to Differential LVPECL
Translator
Description
LVPECL translator. Because LVPECL (Positive ECL) levels are used
only +3.3 V and ground are required. The small outline 8−lead
package and the single gate of the EPT22 makes it ideal for those
applications where space, performance, and low power are at a
premium. Because the mature MOSAIC 5 process is used, low cost
and high speed can be added to the list of features.
Features
© Semiconductor Components Industries, LLC, 2008
August, 2008 − Rev. 12
The MC100EPT22 is a dual LVTTL/LVCMOS to differential
420 ps Typical Propagation Delay
Maximum Frequency > 1.1 GHz Typical
Operating Range: V
PNP LVTTL Inputs for Minimal Loading
Q Output Will Default HIGH with Inputs Open
The 100 Series Contains Temperature Compensation.
Pb−Free Packages are Available
CC
= 3.0 V to 3.6 V with GND = 0 V
1
See detailed ordering and shipping information in the package
dimensions section on page 5 of this data sheet.
*For additional marking information, refer to
8
(Note: Microdot may be in either location)
Application Note AND8002/D.
8
ORDERING INFORMATION
1
1
A
L
Y
W
M
G
http://onsemi.com
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Date Code
= Pb−Free Package
CASE 506AA
CASE 751
D SUFFIX
MN SUFFIX
CASE 948R
SOIC−8
DT SUFFIX
TSSOP−8
DFN8
Publication Order Number:
MC100EPT22/D
DIAGRAMS*
8
1
MARKING
8
1
KPT22
ALYW
ALYWG
1
KA22
G
G
4

Related parts for MC100EPT22

MC100EPT22 Summary of contents

Page 1

... LVTTL/LVCMOS to Differential LVPECL Translator Description The MC100EPT22 is a dual LVTTL/LVCMOS to differential LVPECL translator. Because LVPECL (Positive ECL) levels are used only +3.3 V and ground are required. The small outline 8−lead package and the single gate of the EPT22 makes it ideal for those applications where space, performance, and low power are at a premium ...

Page 2

LVPECL LVTTL Figure 1. 8−Lead Pinout (Top View) and Logic Diagram Table 2. ATTRIBUTES Internal Input Pulldown Resistor Internal Input Pullup Resistor ESD Protection Moisture Sensitivity, Indefinite Time Out of Drypack (Note ...

Page 3

Table 3. MAXIMUM RATINGS Symbol Parameter V Power Supply CC V Input Voltage I I Output Current out T Operating Temperature Range A T Storage Temperature Range stg Thermal Resistance (Junction−to−Ambient Thermal Resistance (Junction−to−Case Thermal ...

Page 4

Table 6. AC CHARACTERISTICS V Symbol Characteristic f Maximum Frequency (Figure 2) max t , Propagation Delay to PLH t Output Differential PHL t Within−Device Skew (Note 6) skew Device−to−Device Skew (Note 7) t Random Clock Jitter (Figure 2) JITTER ...

Page 5

... ORDERING INFORMATION Device MC100EPT22D MC100EPT22DG MC100EPT22DR2 MC100EPT22DR2G MC100EPT22DT MC100EPT22DTG MC100EPT22DTR2 MC100EPT22DTR2G MC100EPT22MNR4 MC100EPT22MNR4G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. Resource Reference of Application Notes AN1405/D AN1406/D ...

Page 6

... C SEATING PLANE −Z− 0.25 (0.010 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−8 NB CASE 751−07 ISSUE 0.10 (0.004) ...

Page 7

K 8x REF 0.10 (0.004) 0.15 (0.006 L −U− PIN 1 IDENT 0.15 (0.006 −V− C 0.10 (0.004) D −T− G SEATING PLANE PACKAGE DIMENSIONS TSSOP−8 ...

Page 8

... COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. MILLIMETERS DIM MIN MAX A 0.80 1.00 A1 0.00 0.05 A3 0.20 REF b 0.20 0.30 D 2.00 BSC D2 1.10 1.30 E 2.00 BSC E2 0.70 0.90 e 0.50 BSC K 0.20 −−− L 0.25 0.35 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative MC100EPT22/D ...

Related keywords