MC100LVEL11 ON Semiconductor, MC100LVEL11 Datasheet

no-image

MC100LVEL11

Manufacturer Part Number
MC100LVEL11
Description
Low Voltage 1:2 Differential Fanout Buffer
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC100LVEL11D
Manufacturer:
ON
Quantity:
2 648
Part Number:
MC100LVEL11D
Manufacturer:
OSRAM
Quantity:
3 415
Part Number:
MC100LVEL11D
Manufacturer:
MOT
Quantity:
11
Part Number:
MC100LVEL11D
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC100LVEL11DG
Manufacturer:
ON Semiconductor
Quantity:
98
Part Number:
MC100LVEL11DG
Manufacturer:
ON/安森美
Quantity:
20 000
Company:
Part Number:
MC100LVEL11DG
Quantity:
144
Part Number:
MC100LVEL11DR2
Manufacturer:
ON
Quantity:
5 216
Part Number:
MC100LVEL11DR2
Manufacturer:
ON
Quantity:
20 000
Part Number:
MC100LVEL11DR2(KVL11)
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC100LVEL11DR2G
Manufacturer:
MOT
Quantity:
6 232
Part Number:
MC100LVEL11DR2G
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC100LVEL11DTG
Manufacturer:
IDT
Quantity:
194
Company:
Part Number:
MC100LVEL11DTR2G
Quantity:
179
MC100LVEL11
3.3V ECL 1:2
Differential Fanout Buffer
Description
functionally similar to the E111 device but with higher performance
capabilities. Having within-device skews and output transition times
significantly improved over the E111, the LVEL11 is ideally suited for
those applications which require the ultimate in AC performance.
maintain stability under open input conditions. If the inputs are left open
(pulled to V
Features
© Semiconductor Components Industries, LLC, 2006
December, 2006 − Rev. 8
The MC100LVEL11 is a differential 1:2 fanout buffer. The device is
The differential inputs of the LVEL11 employ clamping circuitry to
with V
with V
330 ps Propagation Delay
5 ps Skew Between Outputs
High Bandwidth Output Transitions
The 100 Series Contains Temperature Compensation
PECL Mode Operating Range: V
NECL Mode Operating Range: V
Internal Input Pulldown Resistors
Q Output will Default LOW with Inputs Open or at V
Pb−Free Packages are Available
Figure 1. Logic Diagram and Pinout Assignment
Q
Q
Q
Q
EE
EE
0
0
1
1
EE
= 0 V
= −3.0 V to −3.8 V
) the Q outputs will go LOW.
1
2
3
4
CC
CC
= 3.0 V to 3.8 V
= 0 V
8
7
6
5
V
D
D
V
CC
EE
www.DataSheet4U.com
EE
1
See detailed ordering and shipping information in the package
dimensions section on page 5 of this data sheet.
*For additional marking information, refer to
CASE 506AA
CASE 948R
MN SUFFIX
DT SUFFIX
Application Note AND8002/D.
CASE 751
D SUFFIX
TSSOP−8
8
(Note: Microdot may be in either location)
SOIC−8
8
DFN8
ORDERING INFORMATION
1
1
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
M = Date Code
G = Pb−Free Package
http://onsemi.com
Publication Order Number:
DIAGRAMS*
8
1
MARKING
MC100LVEL11/D
8
1
ALYWG
1
KVL11
ALYW
KV11
G
G
4

Related parts for MC100LVEL11

MC100LVEL11 Summary of contents

Page 1

... MC100LVEL11 3.3V ECL 1:2 Differential Fanout Buffer Description The MC100LVEL11 is a differential 1:2 fanout buffer. The device is functionally similar to the E111 device but with higher performance capabilities. Having within-device skews and output transition times significantly improved over the E111, the LVEL11 is ideally suited for those applications which require the ultimate in AC performance ...

Page 2

Table 1. PIN DESCRIPTION Pin Á Á Á Á Á Á Á Q0, Q0; Q1, Q1 Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á ...

Page 3

Table 4. LVPECL DC CHARACTERISTICS Symbol Characteristic I Power Supply Current EE V Output HIGH Voltage (Note Output LOW Voltage (Note Input HIGH Voltage (Single−Ended Input LOW Voltage (Single−Ended Input ...

Page 4

Table 6. AC CHARACTERISTICS V CC Symbol Characteristic f Maximum Toggle Frequency max t Propagation Delay to Output PLH t PHL t Within-Device Skew (Note 9) SKEW Device−to−Device (Note 10) Duty Cycle Skew (Note 11) t Random Clock Jitter (RMS) ...

Page 5

... ORDERING INFORMATION Device MC100LVEL11D MC100LVEL11DG MC100LVEL11DR2 MC100LVEL11DR2G MC100LVEL11DT MC100LVEL11DTG MC100LVEL11DTR2 MC100LVEL11DTR2G MC100LVEL11MNR4 MC100LVEL11MNR4G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. Resource Reference of Application Notes AN1405/D AN1406/D ...

Page 6

... C SEATING PLANE −Z− 0.25 (0.010 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−8 NB CASE 751−07 ISSUE 0.10 (0.004) ...

Page 7

K 8x REF 0.10 (0.004) 0.15 (0.006 L −U− PIN 1 IDENT 0.15 (0.006 −V− C 0.10 (0.004) D −T− SEATING G PLANE PACKAGE DIMENSIONS TSSOP−8 ...

Page 8

... COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. MILLIMETERS DIM MIN MAX A 0.80 1.00 A1 0.00 0.05 A3 0.20 REF b 0.20 0.30 D 2.00 BSC D2 1.10 1.30 E 2.00 BSC E2 0.70 0.90 e 0.50 BSC K 0.20 −−− L 0.25 0.35 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative MC100LVEL11/D ...

Related keywords