MC100LVEL91 ON Semiconductor, MC100LVEL91 Datasheet

no-image

MC100LVEL91

Manufacturer Part Number
MC100LVEL91
Description
Triple PECL to ECL Translator
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC100LVEL91DW
Manufacturer:
ON
Quantity:
13 145
Part Number:
MC100LVEL91DWG
Manufacturer:
ON Semiconductor
Quantity:
135
Part Number:
MC100LVEL91DWG
Manufacturer:
ON Semiconductor
Quantity:
13
Part Number:
MC100LVEL91DWR2
Manufacturer:
MOTOROLA
Quantity:
252
Part Number:
MC100LVEL91DWR2
Manufacturer:
ON
Quantity:
20 000
MC100LVEL91
3.3 V Triple LVPECL Input to
−3.3 V to −5.0 V ECL Output
Translator
Description
translator. The device receives low voltage differential PECL signals,
determined by the V
−3.3 V to −5.0 V ECL output signals.
power rails. The V
supply, and the V
supply. The GND pins are connected to the system ground plane. Both
V
and the D input will be pulled to GND. This condition will force the
Q output to a low, ensuring stability.
this device only. For single-ended input conditions, the unused
differential input is connected to V
V
and V
to 0.5 mA. When not used, V
Features
*For additional information on our Pb−Free strategy and soldering details, please
© Semiconductor Components Industries, LLC, 2006
November, 2006 − Rev. 10
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
EE
BB
The MC100LVEL91 is a triple LVPECL input to ECL output
To accomplish the level translation the LVEL91 requires three
Under open input conditions, the D input will be biased at V
The V
V
620 ps Typical Propagation Delay
The 100 Series Contains Temperature Compensation
Operating Range: V
Q Output will Default LOW with Inputs Open or at GND
Pb−Free Packages are Available*
EE
and V
may also rebias AC coupled inputs. When used, decouple V
CC
= −3.0 V to −5.5 V; GND = 0 V
BB
via a 0.01 mF capacitor and limit current sourcing or sinking
CC
pin, an internally generated voltage supply, is available to
should be bypassed to ground via 0.01 mF capacitors.
EE
CC
CC
pin should be connected to the negative power
supply level, and translates them to differential
CC
supply should be connected to the positive
= 3.8 V to 3.0 V;
BB
should be left open.
BB
as a switching reference voltage.
www.DataSheet4U.com
1
CC
BB
/2
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
*For additional marking information, refer to
DW SUFFIX
CASE 751D
Application Note AND8002/D.
SO−20
1
ORDERING INFORMATION
A
WL
YY
WW
G
http://onsemi.com
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
20
1
Publication Order Number:
MC100LVEL91
AWLYYWWG
MC100LVEL91/D
DIAGRAM*
MARKING

Related parts for MC100LVEL91

MC100LVEL91 Summary of contents

Page 1

... MC100LVEL91 3.3 V Triple LVPECL Input to −3 −5.0 V ECL Output Translator Description The MC100LVEL91 is a triple LVPECL input to ECL output translator. The device receives low voltage differential PECL signals, determined by the V supply level, and translates them to differential CC −3 −5.0 V ECL output signals. ...

Page 2

ECL ECL PECL/ PECL/ PECL/ LVPECL LVPECL LVPECL Figure 1. SO−20 Pinout (Top View) and Logic Diagram * All V pins are tied together on the die. CC ...

Page 3

Table 3. MAXIMUM RATINGS Symbol Parameter V PECL Power Supply CC V NECL Power Supply EE V PECL Input Voltage I I Output Current out I PECL V Sink/Source Operating Temperature Range A T Storage Temperature Range ...

Page 4

... Application Note AND8020/D − Termination of ECL Logic Devices.) ORDERING INFORMATION Device MC100LVEL91DW MC100LVEL91DWG MC100LVEL91DWR2 MC100LVEL91DWR2G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/ −3 −5.5 V; GND = 0 V (Note − ...

Page 5

Resource Reference of Application Notes AN1405/D − ECL Clock Distribution Techniques AN1406/D − Designing with PECL (ECL at +5.0 V) AN1503/D − ECLinPSt I/O SPiCE Modeling Kit AN1504/D − Metastability and the ECLinPS Family AN1568/D − Interfacing Between LVDS and ...

Page 6

... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...

Related keywords