AT89S52-24PU Atmel, AT89S52-24PU Datasheet - Page 19
![IC MCU 8K FLASH 24MHZ 40-DIP](/photos/6/70/67049/453-40-dip_sml.jpg)
AT89S52-24PU
Manufacturer Part Number
AT89S52-24PU
Description
IC MCU 8K FLASH 24MHZ 40-DIP
Manufacturer
Atmel
Series
89Sr
Specifications of AT89S52-24PU
Core Processor
8051
Core Size
8-Bit
Speed
24MHz
Connectivity
UART/USART
Peripherals
WDT
Number Of I /o
32
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
40-DIP (0.600", 15.24mm)
Package
40PDIP
Device Core
8051
Family Name
89S
Maximum Speed
24 MHz
Operating Supply Voltage
5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
32
Interface Type
UART
Number Of Timers
3
Processor Series
AT89x
Core
8051
Data Ram Size
256 B
Maximum Clock Frequency
24 MHz
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
PK51, CA51, A51, ULINK2
Development Tools By Supplier
AT89ISP
Minimum Operating Temperature
- 40 C
Eeprom Memory
0 Bytes
Input Output
32
Interface
UART
Memory Type
Flash
Number Of Bits
8
Package Type
40-pin PDIP
Programmable Memory
8K Bytes
Timers
3-16-bit
Voltage, Range
4-5.5 V
Cpu Family
89S
Device Core Size
8b
Frequency (max)
24MHz
Total Internal Ram Size
256Byte
# I/os (max)
32
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
4V
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Through Hole
Pin Count
40
Controller Family/series
(8051) 8052
No. Of I/o's
32
Ram Memory Size
256Byte
Cpu Speed
24MHz
No. Of Timers
3
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
Q2897580
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT89S52-24PU
Manufacturer:
NQVATEK
Quantity:
2 140
Company:
Part Number:
AT89S52-24PU
Manufacturer:
ATM
Quantity:
4 690
Company:
Part Number:
AT89S52-24PU
Manufacturer:
ATM
Quantity:
4 690
Part Number:
AT89S52-24PU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
14. Oscillator Characteristics
15. Idle Mode
16. Power-down Mode
1919C–MICRO–3/05
XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be
configured for use as an on-chip oscillator, as shown in
ceramic resonator may be used. To drive the device from an external clock source, XTAL2
should be left unconnected while XTAL1 is driven, as shown in
requirements on the duty cycle of the external clock signal, since the input to the internal clock-
ing circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low
time specifications must be observed.
In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The
mode is invoked by software. The content of the on-chip RAM and all the special functions regis-
ters remain unchanged during this mode. The idle mode can be terminated by any enabled
interrupt or by a hardware reset.
Note that when idle mode is terminated by a hardware reset, the device normally resumes pro-
gram execution from where it left off, up to two machine cycles before the internal reset
algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but
access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a
port pin when idle mode is terminated by a reset, the instruction following the one that invokes
idle mode should not write to a port pin or to external memory.
In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down
is the last instruction executed. The on-chip RAM and Special Function Registers retain their
values until the Power-down mode is terminated. Exit from Power-down mode can be initiated
either by a hardware reset or by an enabled external interrupt. Reset redefines the SFRs but
does not change the on-chip RAM. The reset should not be activated before V
its normal operating level and must be held active long enough to allow the oscillator to restart
and stabilize.
Figure 16-1. Oscillator Connections
Note:
1. C1, C2 = 30 pF ± 10 pF for Crystals
= 40 pF ± 10 pF for Ceramic Resonators
C2
C1
XTAL2
XTAL1
GND
Figure
16-1. Either a quartz crystal or
Figure
16-2. There are no
AT89S52
CC
is restored to
19