ATTINY2313V-10PU Atmel, ATTINY2313V-10PU Datasheet
ATTINY2313V-10PU
Specifications of ATTINY2313V-10PU
Available stocks
Related parts for ATTINY2313V-10PU
ATTINY2313V-10PU Summary of contents
Page 1
... Speed Grades – ATtiny2313V: 0 – 4 MHz @ 1.8 - 5.5V, 0 – 10 MHz @ 2.7 – 5.5V – ATtiny2313: 0 – 10 MHz @ 2.7 - 5.5V, 0 – 20 MHz @ 4.5 – 5.5V • Typical Power Consumption – Active Mode 1 MHz, 1.8V: 230 µ ...
Page 2
Pin Figure 1. Pinout ATtiny2313 Configurations Overview The ATtiny2313 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny2313 achieves throughputs approaching 1 MIPS per MHz ...
Page 3
Block Diagram Figure 2. Block Diagram VCC GND 2543LS–AVR–08/10 PA0 - PA2 PORTA DRIVERS DATA REGISTER DATA DIR. REG. PORTA PORTA 8-BIT DATA BUS STACK PROGRAM POINTER COUNTER PROGRAM SRAM FLASH INSTRUCTION GENERAL REGISTER PURPOSE REGISTER INSTRUCTION DECODER CONTROL ALU ...
Page 4
... On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface conventional non-volatile memory programmer. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATtiny2313 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications ...
Page 5
Pin Descriptions VCC Digital supply voltage. GND Ground. Port A (PA2..PA0) Port 3-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink ...
Page 6
... Information Resources A comprehensive set of development tools, application notes and datasheets are available for downloadon http://www.atmel.com/avr. Code Examples This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation ...
Page 7
Register Summary Address Name Bit 7 0x3F (0x5F) SREG I 0x3E (0x5E) Reserved – 0x3D (0x5D) SPL SP7 0x3C (0x5C) OCR0B 0x3B (0x5B) GIMSK INT1 0x3A (0x5A) EIFR INTF1 0x39 (0x59) TIMSK TOIE1 0x38 (0x58) TIFR TOV1 0x37 (0x57) SPMCSR ...
Page 8
Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written. 2. I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI ...
Page 9
Instruction Set Summary Mnemonics Operands ARITHMETIC AND LOGIC INSTRUCTIONS ADD Rd, Rr Add two Registers ADC Rd, Rr Add with Carry two Registers ADIW Rdl,K Add Immediate to Word SUB Rd, Rr Subtract two Registers SUBI Rd, K Subtract Constant ...
Page 10
Mnemonics Operands ROR Rd Rotate Right Through Carry ASR Rd Arithmetic Shift Right SWAP Rd Swap Nibbles BSET s Flag Set BCLR s Flag Clear BST Rr, b Bit Store from Register to T BLD Rd, b Bit load from ...
Page 11
... Wide, Plastic Dual Inline Package (PDIP) 20S 20-lead, 0.300" Wide, Plastic Gull Wing Small Outline Package (SOIC) 20M1 20-pad 0.8 mm Body, Quad Flat No-Lead/Micro Lead Frame Package (MLF) 2543LS–AVR–08/10 (4) Ordering Code Package ATtiny2313V-10PU 20P3 ATtiny2313V-10SU 20S ATtiny2313V-10SUR 20S ATtiny2313V-10MU 20M1 ATtiny2313V-10MUR ...
Page 12
Packaging Information 20P3 A SEATING PLANE Notes: 1. This package conforms to JEDEC reference MS-001, Variation AD. 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 ...
Page 13
20S 2543LS–AVR–08/10 13 ...
Page 14
D 1 Pin TOP VIEW D2 Pin #1 Notch (0. BOTTOM VIEW Note: Reference JEDEC Standard MO-220, Fig. 1 (SAW Singulation) WGGD-5. 2325 Orchard Parkway San Jose, CA 95131 R ATtiny2313 14 E ...
Page 15
Errata The revision in this section refers to the revision of the ATtiny2313 device. ATtiny2313 Rev C No known errata ATtiny2313 Rev B • Wrong values read after Erase Only operation • Parallel Programming does not work • Watchdog Timer ...
Page 16
Datasheet Please note that the referring page numbers in this section refer to the complete document. Revision History Rev. 2543L - 8/10 Added tape and reel part numbers in “Not recommended for new design” from cover page. Fixed literature number ...
Page 17
Changes from Rev. 2543F-08/ Rev. 2543G-10/ Changes from Rev. 2543E-04/ Rev. 2543F-08/ 10. Changes from Rev. 2543D-03/ Rev. 2543E-04/04 ...
Page 18
Changes from Rev. 2543B-09/ Rev. 2543C-12/03 Changes from Rev. 2543A-09/ Rev. 2543B-09/ ATtiny2313 18 Package drawing “20P3” on page 216 Updated C-code examples. Renamed instances ...
Page 19
2543LS–AVR–08/10 19 ...
Page 20
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...