DSPIC33FJ12GP202-I/ML Microchip Technology, DSPIC33FJ12GP202-I/ML Datasheet - Page 78
![IC DSPIC MCU/DSP 12K 28QFN](/photos/6/81/68120/150-28-qfn_sml.jpg)
DSPIC33FJ12GP202-I/ML
Manufacturer Part Number
DSPIC33FJ12GP202-I/ML
Description
IC DSPIC MCU/DSP 12K 28QFN
Manufacturer
Microchip Technology
Series
dsPIC™ 33Fr
Datasheets
1.DSPIC33FJ12GP201-ISO.pdf
(90 pages)
2.DSPIC33FJ12GP201-ISO.pdf
(249 pages)
3.DSPIC33FJ12GP201-ISO.pdf
(12 pages)
4.DSPIC33FJ12GP202-IML.pdf
(242 pages)
Specifications of DSPIC33FJ12GP202-I/ML
Core Processor
dsPIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
21
Program Memory Size
12KB (12K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 10x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
Core Frequency
40MHz
Core Supply Voltage
2.75V
Embedded Interface Type
I2C, JTAG, SPI, UART
No. Of I/o's
21
Flash Memory Size
12KB
Supply Voltage Range
3V To 3.6V
Package
28QFN EP
Device Core
dsPIC
Family Name
dsPIC33
Maximum Speed
40 MHz
Operating Supply Voltage
3.3 V
Data Bus Width
16 Bit
Number Of Programmable I/os
21
Interface Type
I2C/SPI/UART
On-chip Adc
10-chx10-bit|10-chx12-bit
Number Of Timers
3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC164336 - MODULE SOCKET FOR PM3 28/44QFNDM240001 - BOARD DEMO PIC24/DSPIC33/PIC32
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
dsPIC33F
TABLE B-1:
TABLE B-2:
DS70155C-page 76
U1CTS
U1RTS
U1RX
U1TX
U2CTS
U2RTS
U2RX
U2TX
V
V
V
V
V
Legend:
33FJ128MC706
33FJ128MC708
33FJ256MC710
Note 1:
DD
DDCORE
SS
REF
REF
Note:
Pin Name
Device
+
-
2:
CMOS = CMOS compatible input or output; Analog = Analog input
ST = Schmitt Trigger input with CMOS levels; O = Output; I = Input; P = Power
RAM size is inclusive of 1 KB DMA RAM.
Maximum I/O pin count includes pins shared by the peripheral functions.
Prototype samples are intended for dsPIC33F early adopters and are based on early revision silicon. Devices
are marked with “PS” suffix. Major differences are noted in this data sheet. For additional information, please
refer to the “ds PIC33F Data Sheet” .
Pins
100
64
80
Type
PINOUT I/O DESCRIPTIONS FOR MOTOR CONTROL FAMILY (CONTINUED)
dsPIC33F MOTOR CONTROL FAMILY VARIANTS (DEVICES MARKED “PS”)
Pin
O
O
O
O
P
P
P
I
I
I
I
I
I
Program
Memory
Flash
(KB)
128
128
256
Analog
Analog
Buffer
Type
ST
ST
ST
ST
—
—
—
—
—
—
—
(KB)
RAM
17
17
33
(1)
UART1 clear to send.
UART1 ready to send.
UART1 receive.
UART1 transmit.
UART2 clear to send.
UART2 ready to send.
UART2 receive.
UART2 transmit.
Positive supply for peripheral logic and I/O pins.
CPU logic filter capacitor connection.
Ground reference for logic and I/O pins.
Analog voltage reference (high) input.
Analog voltage reference (low) input.
9
9
9
8
8
8
Preliminary
8
8
8
8 ch
8 ch
8 ch
1
1
1
Description
0
0
0
2 A/D,
2 A/D,
2 A/D,
16 ch
18 ch
24 ch
© 2005 Microchip Technology Inc.
2
2
2
2
2
2
2
2
2
1
1
2
53
69
86
Packages
PF
PT
PT