PIC24HJ128GP504-I/ML Microchip Technology, PIC24HJ128GP504-I/ML Datasheet - Page 47
![IC PIC MCU FLASH 128K 44QFN](/photos/6/81/68122/150-44-qfn_sml.jpg)
PIC24HJ128GP504-I/ML
Manufacturer Part Number
PIC24HJ128GP504-I/ML
Description
IC PIC MCU FLASH 128K 44QFN
Manufacturer
Microchip Technology
Series
PIC® 24Hr
Datasheets
1.PIC24HJ12GP201-ISO.pdf
(84 pages)
2.PIC24HJ32GP302-ISO.pdf
(368 pages)
3.PIC24HJ32GP302-ISO.pdf
(8 pages)
4.PIC24HJ32GP302-ISO.pdf
(12 pages)
5.PIC24HJ32GP304-EML.pdf
(356 pages)
Specifications of PIC24HJ128GP504-I/ML
Core Size
16-Bit
Program Memory Size
128KB (43K x 24)
Oscillator Type
Internal
Core Processor
PIC
Speed
40 MIPs
Connectivity
CAN, I²C, IrDA, LIN, PMP, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
35
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 13x10b/12b
Operating Temperature
-40°C ~ 85°C
Package / Case
44-QFN
Controller Family/series
PIC24
No. Of I/o's
35
Ram Memory Size
8192Byte
Cpu Speed
40MHz
No. Of Timers
7
No.
RoHS Compliant
Embedded Interface Type
CAN, I2C, SPI, UART
Rohs Compliant
Yes
Processor Series
PIC24HJ
Core
PIC
Data Bus Width
16 bit
Data Ram Size
8 KB
Interface Type
I2C, SPI, UART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
35
Number Of Timers
9
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, DM240001
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 13 Channel
A/d Bit Size
12 bit
A/d Channels Available
13
Height
0.88 mm
Length
8 mm
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
Width
8 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
876-1004 - PIC24 BREAKOUT BOARDAC164336 - MODULE SOCKET FOR PM3 28/44QFNDM240001 - BOARD DEMO PIC24/DSPIC33/PIC32
Eeprom Size
-
Lead Free Status / Rohs Status
Details
5.9
The procedure for reading configuration memory is
similar to the procedure for reading code memory,
except that 16-bit data words are read (with the upper
byte read being all ‘0’s) instead of 24-bit words. Since
there are twelve Configuration registers, they are read
one register at a time.
TABLE 5-9:
© 2010 Microchip Technology Inc.
Step 1: Exit the Reset vector.
Step 2: Initialize TBLPAG, the read pointer (W6) and the write pointer (W7) for TBLRD instruction.
Step 3: Read the Configuration register and write it to the VISI register (located at 0x784) and clock out the
Step 4: Repeat step 3 twelve times to read all the Configuration registers.
Step 5: Reset device internal PC.
Command
(Binary)
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0001
0000
0000
Reading Configuration Memory
VISI register using the REGOUT command.
SERIAL INSTRUCTION EXECUTION FOR READING ALL CONFIGURATION MEMORY
040200
040200
000000
200F80
880190
EB0300
207847
000000
BA0BB6
000000
000000
<VISI>
040200
000000
(Hex)
Data
GOTO
GOTO
NOP
MOV
MOV
CLR
MOV
NOP
TBLRDL [W6++], [W7]
NOP
NOP
Clock out contents of VISI register.
GOTO
NOP
0x200
#0xF8, W0
W0, TBLPAG
W6
#VISI, W7
0x200
0x200
Table 5-9
reading all of the configuration memory. Note that the
TBLPAG register is hard coded to 0xF8 (the upper byte
address of configuration memory) and the read pointer,
W6, is initialized to 0x0000.
Description
shows the ICSP programming details for
DS70152H-page 47