PIC16F506-I/P Microchip Technology, PIC16F506-I/P Datasheet - Page 76
![IC PIC MCU FLASH 1KX14 14DIP](/photos/6/59/65935/150-14-dip_sml.jpg)
PIC16F506-I/P
Manufacturer Part Number
PIC16F506-I/P
Description
IC PIC MCU FLASH 1KX14 14DIP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC12F510-ISN.pdf
(124 pages)
2.PIC16F506-ISL.pdf
(12 pages)
3.PIC16F506-ISL.pdf
(8 pages)
4.PIC16F506-ISL.pdf
(22 pages)
5.PIC16F506-IP.pdf
(114 pages)
Specifications of PIC16F506-I/P
Program Memory Type
FLASH
Program Memory Size
1.5KB (1K x 12)
Package / Case
14-DIP (0.300", 7.62mm)
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Peripherals
POR, WDT
Number Of I /o
11
Ram Size
67 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 4x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC16F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
67 B
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
12
Number Of Timers
1
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000
Minimum Operating Temperature
- 40 C
On-chip Adc
3-ch x 8-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC162070 - HEADER INTRFC MPLAB ICD2 8/14P
Eeprom Size
-
Connectivity
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F506-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
PIC12F510/16F506
BTFSS
Syntax:
Operands:
Operation:
Status Affected: None
Description:
CALL
Syntax:
Operands:
Operation:
Status Affected: None
Description:
CLRF
Syntax:
Operands:
Operation:
Status Affected: Z
Description:
DS41268B-page 74
Bit Test f, Skip if Set
[ label ] BTFSS f,b
0
0
skip if (f<b>) = 1
If bit ‘b’ in register ‘f’ is ‘1’, then the
next instruction is skipped.
If bit ‘b’ is ‘1’, then the next instruc-
tion fetched during the current
instruction execution, is discarded
and a NOP is executed instead,
making this a two-cycle instruction.
Subroutine Call
[ label ] CALL k
0
(PC) + 1
k
(STATUS <6:5>)
0
Subroutine call. First, return
address (PC + 1) is PUSHed onto
the stack. The eight-bit immediate
address is loaded into PC
bits <7:0>. The upper bits
PC<10:9> are loaded from
STATUS <6:5>, PC<8> is cleared.
CALL is a two-cycle instruction.
Clear f
[ label ] CLRF
0
00h
1
The contents of register ‘f’ are
cleared and the Z bit is set.
f
b < 7
k
f
PC<7:0>;
PC<8>
Z
31
31
255
(f);
Top-of-Stack;
f
PC<10:9>;
Preliminary
CLRW
Syntax:
Operands:
Operation:
Status Affected: Z
Description:
CLRWDT
Syntax:
Operands:
Operation:
Status Affected: TO, PD
Description:
COMF
Syntax:
Operands:
Operation:
Status Affected: Z
Description:
Clear W
[ label ] CLRW
None
00h
1
The W register is cleared. Zero bit
(Z) is set.
Clear Watchdog Timer
[ label ] CLRWDT
None
00h
0
1
1
The CLRWDT instruction resets the
WDT. It also resets the prescaler,
if the prescaler is assigned to the
WDT and not Timer0. Status bits
TO and PD are set.
Complement f
[ label ] COMF
0
d
(f)
The contents of register ‘f’ are
complemented. If ‘d’ is ‘0’, the
result is stored in the W register. If
‘d’ is ‘1’, the result is stored back in
register ‘f’.
f
[0,1]
Z
WDT prescaler (if assigned);
TO;
PD
(dest)
© 2006 Microchip Technology Inc.
31
(W);
WDT;
f,d