MC9S12XDP512MAG Freescale Semiconductor, MC9S12XDP512MAG Datasheet - Page 83

IC MCU 512K FLASH 144-LQFP

MC9S12XDP512MAG

Manufacturer Part Number
MC9S12XDP512MAG
Description
IC MCU 512K FLASH 144-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of MC9S12XDP512MAG

Core Processor
HCS12X
Core Size
16-Bit
Speed
80MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, LIN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
119
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 5.5 V
Data Converters
A/D 24x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
144-LQFP
Processor Series
S12XD
Core
HCS12
Data Bus Width
16 bit
Data Ram Size
32 KB
Interface Type
CAN/I2C/SCI/SPI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
119
Number Of Timers
12
Operating Supply Voltage
0 V to 5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
EVB9S12XDP512E
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (24-ch x 10-bit)
Package
144LQFP
Family Name
HCS12
Maximum Speed
40 MHz
For Use With
DEMO9S12XDT512E - BOARD DEMO FOR MC9S12XDT512EVB9S12XDP512E - BOARD DEMO FOR MC9S12XDP512
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDP512MAG
Manufacturer:
FREESCALE
Quantity:
5 530
Part Number:
MC9S12XDP512MAG
Manufacturer:
Exar
Quantity:
20
Part Number:
MC9S12XDP512MAG
Manufacturer:
FREESCALE
Quantity:
3 450
Part Number:
MC9S12XDP512MAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDP512MAG
Manufacturer:
FREESCALE
Quantity:
3 450
2.3.1
Table 2-1
Freescale Semiconductor
gives an overview on all CRG registers.
Module Memory Map
1
2
3
CTFLG is intended for factory test purposes only.
FORBYP is intended for factory test purposes only.
CTCTL is intended for factory test purposes only.
Register Address = Base Address + Address Offset, where the Base Address
is defined at the MCU level and the Address Offset is defined at the module
level.
Address
Offset
0x_0A
0x_0B
0x_00
0x_01
0x_02
0x_03
0x_04
0x_05
0x_06
0x_07
0x_08
0x_09
CRG Force and Bypass Test Register (FORBYP)
CRG Reference Divider Register (REFDV)
CRG Interrupt Enable Register (CRGINT)
CRG COP Arm/Timer Reset (ARMCOP)
CRG COP Control Register (COPCTL)
CRG Clock Select Register (CLKSEL)
CRG Test Control Register (CTCTL)
CRG PLL Control Register (PLLCTL)
CRG RTI Control Register (RTICTL)
CRG Test Flags Register (CTFLG)
CRG Synthesizer Register (SYNR)
CRG Flags Register (CRGFLG)
MC9S12XDP512 Data Sheet, Rev. 2.21
Table 2-1. CRG Memory Map
Use
NOTE
1
3
Chapter 2 Clocks and Reset Generator (S12CRGV6)
2
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
83

Related parts for MC9S12XDP512MAG