PIC12F615-I/MS Microchip Technology, PIC12F615-I/MS Datasheet - Page 15
![IC PIC MCU FLASH 1KX14 8MSOP](/photos/6/59/65932/mfg_150_c04-111_ms_8-msop_sml.jpg)
PIC12F615-I/MS
Manufacturer Part Number
PIC12F615-I/MS
Description
IC PIC MCU FLASH 1KX14 8MSOP
Manufacturer
Microchip Technology
Series
PIC® 12Fr
Datasheets
1.PIC12F609T-ISN.pdf
(212 pages)
2.PIC12F609T-ISN.pdf
(26 pages)
3.PIC12F609T-ISN.pdf
(8 pages)
4.PIC12F615-ESN.pdf
(168 pages)
Specifications of PIC12F615-I/MS
Core Size
8-Bit
Program Memory Size
1.75KB (1K x 14)
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Core Processor
PIC
Speed
20MHz
Number Of I /o
5
Program Memory Type
FLASH
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
Controller Family/series
PIC12
No. Of I/o's
6
Ram Memory Size
64Byte
Cpu Speed
20MHz
No. Of Timers
3
Processor Series
PIC12F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
64 B
Interface Type
RS-232, USB
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
5
Number Of Timers
3
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 4 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
APGRD004 - REF DESIGN MOD AUTO AMBNT LIGHTAC162083 - HEADER MPLAB ICD2 PIC16F616 8/14AC164325 - MODULE SKT FOR 8MSOPXLT08DFN2 - SOCKET TRANSITION ICE 14DIP/8DFN
Eeprom Size
-
Connectivity
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC12F615-I/MS
Manufacturer:
RICHTEK
Quantity:
5 400
Part Number:
PIC12F615-I/MS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
TABLE 2-3:
© 2006 Microchip Technology Inc.
Bank 1
80h
81h
82h
83h
84h
85h
86h
87h
88h
89h
8Ah
8Bh
8Ch
8Dh
8Eh
8Fh
90h
91h
92h
93h
94h
95h
96h
97h
98h
99h
9Ah
9Bh
9Ch
9Dh
9Eh
9Fh
Legend:
Note
Addr
1:
2:
3:
4:
INDF
OPTION_REG
PCL
STATUS
FSR
TRISIO
PCLATH
INTCON
PIE1
PCON
OSCTUNE
WPU
IOC
ANSEL
Name
(2)
– = Unimplemented locations read as ‘0’, u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented
IRP and RP1 bits are reserved, always maintain these bits clear.
GP3 pull-up is enabled when MCLRE is ‘1’ in the Configuration Word register.
MCLR and WDT Reset does not affect the previous value data latch. The GPIF bit will clear upon Reset but will set again if the mismatch
exists.
TRISIO3 always reads as ‘1’ since it is an input only pin.
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
PIC12F609/HV609 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1
Indirect Data Memory Address Pointer
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Addressing this location uses contents of FSR to address data memory (not a physical register)
Program Counter’s (PC) Least Significant Byte
GPPU
IRP
Bit 7
GIE
—
—
—
—
—
—
—
—
(1)
INTEDG
RP1
PEIE
Bit 6
—
—
—
—
—
—
—
—
(1)
TRISIO5
WPU5
T0CS
Bit 5
IOC5
T0IE
RP0
—
—
—
—
—
PIC12F609/615/12HV609/615
TRISIO4
Preliminary
WPU4
T0SE
TUN4
INTE
IOC4
Bit 4
TO
—
—
—
Write Buffer for upper 5 bits of Program Counter
TRISIO3
TUN3
ANS3
GPIE
CMIE
IOC3
Bit 3
PSA
PD
—
—
(4)
TRISIO2
WPU2
TUN2
IOC2
Bit 2
T0IF
PS2
—
—
—
Z
TRISIO1
WPU1
TUN1
ANS1
IOC1
Bit 1
INTF
POR
PS1
DC
—
TRISIO0
TMR1IE
GPIF
WPU0
TUN0
ANS0
IOC0
Bit 0
BOR
PS0
C
(3)
xxxx xxxx 22, 101
1111 1111 16, 101
0000 0000 22, 101
0001 1xxx 15, 101
xxxx xxxx 22, 101
--11 1111 31, 101
---0 0000 22, 101
0000 0000 17, 101
---- 0--0 18, 101
---- --qq 20, 101
---0 0000 29, 101
--11 -111 34, 101
--00 0000 34, 101
---- 1-11 33, 101
POR, BOR
DS41302A-page 13
Value on
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Page
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—