ATMEGA8-16MUR Atmel, ATMEGA8-16MUR Datasheet - Page 53
ATMEGA8-16MUR
Manufacturer Part Number
ATMEGA8-16MUR
Description
MCU AVR 8KB FLASH 16MHZ 32QFN
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA8-16MUR
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
23
Program Memory Size
8KB (4K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 53 of 302
- Download datasheet (6Mb)
Reading the Pin Value
2486Z–AVR–02/11
When switching between tri-state ({DDxn, PORTxn} = 0b00) and output high ({DDxn, PORTxn}
= 0b11), an intermediate state with either pull-up enabled ({DDxn, PORTxn} = 0b01) or output
low ({DDxn, PORTxn} = 0b10) must occur. Normally, the pull-up enabled state is fully accept-
able, as a high-impedant environment will not notice the difference between a strong high driver
and a pull-up. If this is not the case, the PUD bit in the SFIOR Register can be set to disable all
pull-ups in all ports.
Switching between input with pull-up and output low generates the same problem. The user
must use either the tri-state ({DDxn, PORTxn} = 0b00) or the output high state ({DDxn, PORTxn}
= 0b11) as an intermediate step.
Table 20
Table 20. Port Pin Configurations
Independent of the setting of Data Direction bit DDxn, the port pin can be read through the
PINxn Register Bit. As shown in
latch constitute a synchronizer. This is needed to avoid metastability if the physical pin changes
value near the edge of the internal clock, but it also introduces a delay.
diagram of the synchronization when reading an externally applied pin value. The maximum and
minimum propagation delays are denoted t
Figure 23. Synchronization when Reading an Externally Applied Pin Value
Consider the clock period starting shortly after the first falling edge of the system clock. The latch
is closed when the clock is low, and goes transparent when the clock is high, as indicated by the
shaded region of the “SYNC LATCH” signal. The signal value is latched when the system clock
DDxn
0
0
0
1
1
INSTRUCTIONS
SYSTEM CLK
SYNC LATCH
summarizes the control signals for the pin value.
PORTxn
0
1
1
0
1
PINxn
r17
(in SFIOR)
PUD
X
0
1
X
X
Figure 22 on page
Output
Output
Input
Input
Input
XXX
I/O
Pull-up
pd,max
Yes
No
No
No
No
t
pd, max
and t
0x00
52, the PINxn Register bit and the preceding
Comment
Tri-state (Hi-Z)
Pxn will source current if external
pulled low.
Tri-state (Hi-Z)
Output Low (Sink)
Output High (Source)
XXX
pd,min
t
pd, min
, respectively.
in r17, PINx
Figure 23
ATmega8(L)
shows a timing
0xFF
53
Related parts for ATMEGA8-16MUR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC AVR MCU 8K 16MHZ 5V 32TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 8K 16MHZ 5V 32-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 8K 16MHZ 5V 28DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 8K 16MHZ COM 32-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 8K 16MHZ IND 32-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 8K 16MHZ COM 28-DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 8K 16MHZ IND 28-DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 8K 16MHZ COM 32-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 8K 16MHZ IND 32-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 8K 5V 16MHZ 32-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 8K 5V 16MHZ 32-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 8K 5V 16MHZ 28-DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 8K 16MHZ 5V 32TQFP
Manufacturer:
Atmel
Datasheet: