PIC18F46J11-I/PT Microchip Technology, PIC18F46J11-I/PT Datasheet
PIC18F46J11-I/PT
Specifications of PIC18F46J11-I/PT
Available stocks
Related parts for PIC18F46J11-I/PT
PIC18F46J11-I/PT Summary of contents
Page 1
... Table 1. The silicon issues are summarized in Table 2. The errata described in this document will be addressed in future revisions of the PIC18F46J11 family silicon. Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of ...
Page 2
... PIC18F46J11 FAMILY TABLE 2: SILICON ISSUE SUMMARY Item Module Feature Number 2 I C™ MSSP 1. Mode Slave MSSP 2. Reception Enable/ EUSART 3. Disable F /2 OSC A/D 4. Clock PMP PSP/PMP 5. Low Power Deep Sleep 6. DC Supply 7. Characteristics Voltage Special T1DIG 8. Features MSSP Port 1 9. Band Gap A/D 10 ...
Page 3
... SSPCON1. Affected Silicon Revisions 2010 Microchip Technology Inc. PIC18F46J11 FAMILY 2. Module: Master Synchronous Serial Port (MSSP) 2 When configured for I C™ slave reception, the MSSP module may not receive the correct data, in extremely rare cases. This occurs only if the Serial Receive/ Transmit Buffer Register (SSPBUF) is not read after the SSPIF interrupt (PIR1< ...
Page 4
... PIC18F46J11 FAMILY 3. Module: Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) In rare situations when interrupts are enabled, unexpected results may occur if: • The EUSART is disabled (SPEN bit (RCSTAx<7> • The EUSART is re-enabled (RCSTAx<7> • A two-cycle instruction is executed immediately after setting SPEN, CREN or TXEN = 1 ...
Page 5
... None. Affected Silicon Revisions 2010 Microchip Technology Inc. PIC18F46J11 FAMILY The A4 revision silicon allows insertion of a single instruction between setting the Deep Sleep Enable bit (DSEN, DSCONH<7>) and issuing the SLEEP instruction (see The insertion of a NOP instruction before the SLEEP instruction eliminates the 2 T where wake-up events could be missed ...
Page 6
... PIC18F46J11 FAMILY 9. Module: Master Synchronous Serial Port (MSSP) – Port 1 2 When MSSP1 is used mode, the correct data and clock signals are present on the RC3 and RC4 pins. The RB4 and RB5 pins, however, may have extraneous pulses that prevent them from being used normally ...
Page 7
... Alter- nately, large filter capacitor values will prevent the short pull-up pulses from increasing the final voltage enough to cause A/D conversion error. Affected Silicon Revisions 2010 Microchip Technology Inc. PIC18F46J11 FAMILY DS80435H-page 7 ...
Page 8
... Throughout the data sheet, several footnotes suggest that the Comparator Voltage Reference module does not exist on 28-pin devices (PIC18F2XJ11). This is not true. All members of the PIC18F46J11 family have the Comparator Voltage Reference module. At the time of this writing, however, compiler definitions for the CVRCON register do not exist for the PIC18F2XJ11 devices ...
Page 9
... RC4 and RC5 pins can only be used as inputs. These pins can be used for either input or output functionality for all devices in the PIC18F46J11 family. 4. Module: Chapter 18, MSSP Pins Section 18.3 “SPI Mode” erroneously states that the RC7, RB5 and RB4 pins are used for MSSP functions ...
Page 10
... PIC18F46J11 FAMILY 8. Module: DC Characteristics (Power-Down Current) In Section 28.2 “Power-Down and Supply Current PIC18F46J11 Family (Industrial)”, the maximum Power-Down (I ) Sleep mode PD current for PIC18FXXJ11 devices 2.15V, and -40°C and 25°C operation, is corrected to 6 A. 28.2 DC Characteristics: Power-Down and Supply Current PIC18F46J11 Family (Industrial) ...
Page 11
... Module: Electrical Characteristics Changes, shown in bold, have been made to the Parameter D005 row in Table 28.1. The updated table is shown below: TABLE 28.1 DC Characteristics: Supply Voltage PIC18F46J11 Family (Industrial) PIC18F46J11 Family (Industrial) Param Symbol Characteristic No. D001 V Supply Voltage DD D001B V External Supply for ...
Page 12
... PIC18F46J11 FAMILY APPENDIX A: DOCUMENT REVISION HISTORY Rev A Document (2/2009) First release of this document. Silicon issues 1-2 (MSSP), 3 (EUSART), 4 (ADC), 5 (PMP), 6 (Deep Sleep), 7 (Supply Voltage). Rev B Document (3/2009) Modified silicon issues 1 (MSSP) and 3 (EUSART), and added silicon issue 8 (Special Features – T1DIG). ...
Page 13
... PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 14
... Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 2010 Microchip Technology Inc. 08/04/10 ...