ATSAM3S2AA-AU Atmel, ATSAM3S2AA-AU Datasheet - Page 24

IC MCU 32BIT 128KB FLASH 48LQFP

ATSAM3S2AA-AU

Manufacturer Part Number
ATSAM3S2AA-AU
Description
IC MCU 32BIT 128KB FLASH 48LQFP
Manufacturer
Atmel
Series
SAM3Sr
Datasheets

Specifications of ATSAM3S2AA-AU

Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
64MHz
Connectivity
I²C, MMC, SPI, SSC, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number Of I /o
34
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.62 V ~ 1.95 V
Data Converters
A/D 8x10/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Controller Family/series
ATSAM3S
No. Of I/o's
34
Ram Memory Size
32KB
Cpu Speed
64MHz
No. Of Timers
6
Rohs Compliant
Yes
Processor Series
ATSAM3x
Core
ARM Cortex M3
3rd Party Development Tools
JTRACE-CM3, MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
ATSAM3S-EK
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATSAM3S2AA-AU
Manufacturer:
AMD
Quantity:
101
Part Number:
ATSAM3S2AA-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATSAM3S2AA-AUR
Manufacturer:
Atmel
Quantity:
10 000
6. Input/Output Lines
6.1
6.2
24
General Purpose I/O Lines
System I/O Lines
SAM3S Summary
The SAM3S has several kinds of input/output (I/O) lines such as general purpose I/Os (GPIO)
and system I/Os. GPIOs can have alternate functionality due to multiplexing capabilities of the
PIO controllers. The same PIO line can be used whether in IO mode or by the multiplexed
peripheral. System I/Os include pins such as test pins, oscillators, erase or analog inputs.
GPIO Lines are managed by PIO Controllers. All I/Os have several input or output modes such
as pull-up or pull-down, input Schmitt triggers, multi-drive (open-drain), glitch filters, debouncing
or input change interrupt. Programming of these modes is performed independently for each I/O
line through the PIO controller user interface. For more details, refer to the product PIO control-
ler section.
The input output buffers of the PIO lines are supplied through VDDIO power supply rail.
The SAM3S embeds high speed pads able to handle up to 32 MHz for HSMCI (MCK/2), 45 MHz
for SPI clock lines and 35 MHz on other lines. See AC Characteristics Section in the Electrical
Characteristics Section of the datasheet for more details. Typical pull-up and pull-down value is
100 kΩ for all I/Os.
Each I/O line also embeds an ODT (On-Die Termination), see
nal series resistor termination scheme for impedance matching between the driver output
(SAM3S) and the PCB trace impedance preventing signal reflection. The series resistor helps to
reduce IOs switching current (di/dt) thereby reducing in turn, EMI. It also decreases overshoot
and undershoot (ringing) due to inductance of interconnect between devices or between boards.
In conclusion ODT helps diminish signal integrity issues.
Figure 6-1.
System I/O lines are pins used by oscillators, test mode, reset and JTAG to name but a few.
Described below are the SAM3S system I/O lines shared with PIO lines:
These pins are software configurable as general purpose I/O or system pins. At startup the
default function of these pins is always used.
On-Die Termination
Zout ~ 10 Ohms
SAM3 Driver with
36 Ohms Typ.
Rodt
ODT
Z0 ~ Zout + Rodt
Z0 ~ 50 Ohms
PCB Trace
Figure
Receiver
6-1. It consists of an inter-
6500CS–ATARM–24-Jan-11

Related parts for ATSAM3S2AA-AU