MC9S12GC16CFAE Freescale Semiconductor, MC9S12GC16CFAE Datasheet - Page 129

IC MCU 16K FLASH 25MHZ 48-LQFP

MC9S12GC16CFAE

Manufacturer Part Number
MC9S12GC16CFAE
Description
IC MCU 16K FLASH 25MHZ 48-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of MC9S12GC16CFAE

Core Processor
HCS12
Core Size
16-Bit
Speed
25MHz
Connectivity
EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
31
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Processor Series
S12GC
Core
HCS12
Data Bus Width
16 bit
Data Ram Size
1 KB
Interface Type
CAN, SCI, SPI
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
31
Number Of Timers
8
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
M68EVB912C32EE, M68DKIT912C32SLK
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 8 Channel
Package
48LQFP
Family Name
HCS12
Maximum Speed
25 MHz
Operating Supply Voltage
2.5|5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12GC16CFAE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC9S12GC16CFAE
Manufacturer:
FREESCALE
Quantity:
3 750
Part Number:
MC9S12GC16CFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12GC16CFAE
Manufacturer:
FREESCALE
Quantity:
3 750
Chapter 4
Multiplexed External Bus Interface (MEBIV3)
4.1
This section describes the functionality of the multiplexed external bus interface (MEBI) sub-block of the
S12 core platform. The functionality of the module is closely coupled with the S12 CPU and the memory
map controller (MMC) sub-blocks.
Figure 4-1
that are accessible externally. On some chips, these may not all be bonded out.
The MEBI sub-block of the core serves to provide access and/or visibility to internal core data
manipulation operations including timing reference information at the external boundary of the core and/or
system. Depending upon the system operating mode and the state of bits within the control registers of the
MEBI, the internal 16-bit read and write data operations will be represented in 8-bit or 16-bit accesses
externally. Using control information from other blocks within the system, the MEBI will determine the
appropriate type of data access to be generated.
4.1.1
The block name includes these distinctive features:
Freescale Semiconductor
External bus controller with four 8-bit ports A,B, E, and K
Data and data direction registers for ports A, B, E, and K when used as general-purpose I/O
Control register to enable/disable alternate functions on ports E and K
Mode control register
Control register to enable/disable pull resistors on ports A, B, E, and K
Control register to enable/disable reduced output drive on ports A, B, E, and K
Control register to configure external clock behavior
Control register to configure IRQ pin operation
Logic to capture and synchronize external interrupt pin inputs
Introduction
is a block diagram of the MEBI. In
Features
MC9S12C-Family / MC9S12GC-Family
Figure
Rev 01.24
4-1, the signals on the right hand side represent pins
129

Related parts for MC9S12GC16CFAE