MC9S12XET256MAA Freescale Semiconductor, MC9S12XET256MAA Datasheet - Page 640

no-image

MC9S12XET256MAA

Manufacturer Part Number
MC9S12XET256MAA
Description
MCU 16BIT 256K FLASH 80-QFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of MC9S12XET256MAA

Core Processor
HCS12X
Core Size
16-Bit
Speed
50MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
59
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.72 V ~ 5.5 V
Data Converters
A/D 12x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
80-QFP
Processor Series
S12XE
Core
HCS12
Data Bus Width
16 bit
Data Ram Size
16 KB
Interface Type
CAN, SCI, SPI
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
59
Number Of Timers
25
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
KIT33812ECUEVME, EVB9S12XEP100, DEMO9S12XEP100
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 8 Channel
Package
80PQFP
Family Name
HCS12X
Maximum Speed
50 MHz
Operating Supply Voltage
1.8|2.8|5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XET256MAA
Manufacturer:
CYPRESS
Quantity:
210
Part Number:
MC9S12XET256MAA
Manufacturer:
FREESCALE
Quantity:
3 210
Part Number:
MC9S12XET256MAA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XET256MAA
Manufacturer:
FREESCALE
Quantity:
3 210
Part Number:
MC9S12XET256MAA
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC9S12XET256MAA
Quantity:
3
Chapter 16 Freescale’s Scalable Controller Area Network (S12MSCANV3)
16.3.3.3
This register keeps the data length field of the CAN frame.
16.3.3.4
This register defines the local priority of the associated message buffer. The local priority is used for the
internal prioritization process of the MSCAN and is defined to be highest for the smallest binary number.
The MSCAN implements the following internal prioritization mechanisms:
640
Module Base + 0x00XC
DLC[3:0]
Field
3-0
Reset:
All transmission buffers with a cleared TXEx flag participate in the prioritization immediately
before the SOF (start of frame) is sent.
W
R
Data Length Code Bits — The data length code contains the number of bytes (data byte count) of the respective
message. During the transmission of a remote frame, the data length code is transmitted as programmed while
the number of transmitted data bytes is always 0. The data byte count ranges from 0 to 8 for a data frame.
Table 16-35
Data Length Register (DLR)
Transmit Buffer Priority Register (TBPR)
Figure 16-35. Data Length Register (DLR) — Extended Identifier Mapping
7
x
DLC3
0
0
0
0
0
0
0
0
1
shows the effect of setting the DLC bits.
= Unused; always read “x”
6
x
Table 16-34. DLR Register Field Descriptions
MC9S12XE-Family Reference Manual , Rev. 1.23
DLC2
0
0
0
0
1
1
1
1
0
Table 16-35. Data Length Codes
Data Length Code
5
x
DLC1
4
x
0
0
1
1
0
0
1
1
0
Description
DLC3
x
3
DLC0
0
1
0
1
0
1
0
1
0
DLC2
2
x
Data Byte
Count
Freescale Semiconductor
DLC1
0
1
2
3
4
5
6
7
8
x
1
DLC0
0
x

Related parts for MC9S12XET256MAA