HD64F3687GFP Renesas Electronics America, HD64F3687GFP Datasheet - Page 265

IC H8 MCU FLASH 56K 64-LQFP

HD64F3687GFP

Manufacturer Part Number
HD64F3687GFP
Description
IC H8 MCU FLASH 56K 64-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300H Tinyr
Datasheet

Specifications of HD64F3687GFP

Core Processor
H8/300H
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, SCI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
45
Program Memory Size
56KB (56K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3687GFP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3687GFPMV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3687GFPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3687GFPV
Manufacturer:
RENESAS
Quantity:
1 000
3. Complementary PWM Mode
4. Reset Synchronous PWM Mode
5. Example of Buffer Operation Setting Procedure
When the counter switches from counting up to counting down or vice versa, the value of the
buffer register is transferred to the general register. Here, the value of the buffer register is
transferred to the general register in the following timing:
A. When TCNT_0 and GRA_0 are compared and their contents match
B. When TCNT_1 underflows
The value of the buffer register is transferred from compare match A0 to the general register.
Figure 13.37 shows an example of the buffer operation setting procedure.
Buffer register
Input capture
signal
Start count operation
Set buffer operation
<Buffer operation>
Select GR function
Figure 13.37 Example of Buffer Operation Setting Procedure
Buffer operation
Figure 13.36 Input Capture Buffer Operation
[1]
[2]
[3]
General
register
[1] Designate GR as an input capture register
[2] Designate GR for buffer operation with bits
[3] Set the STR bit in TSTR to 1 to start the
or output compare register by means of
TIOR.
BFD1, BFC1, BFD0, or BFC0 in TMDR.
count operation of TCNT.
Rev.5.00 Nov. 02, 2005 Page 231 of 500
Section 13 Timer Z
TCNT
REJ09B0027-0500

Related parts for HD64F3687GFP