MCF5233CVM100J Freescale Semiconductor, MCF5233CVM100J Datasheet - Page 36
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MCF5233CVM100J
Manufacturer Part Number
MCF5233CVM100J
Description
IC MCU 64K SRAM 100MHZ 256MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF523xr
Datasheet
1.MCF5232CVM100J.pdf
(48 pages)
Specifications of MCF5233CVM100J
Core Processor
Coldfire V2
Core Size
32-Bit
Speed
100MHz
Connectivity
CAN, EBI/EMI, I²C, SPI, UART/USART
Peripherals
DMA, WDT
Number Of I /o
61
Program Memory Type
ROMless
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
1.4 V ~ 1.6 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
256-MAPBGA
Processor Series
MCF523x
Core
ColdFire V2
3rd Party Development Tools
JLINK-CF-BDM26, EWCF
Development Tools By Supplier
NNDK-MOD5234-KIT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCF5233CVM100J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Electrical Characteristics
7.8
Refer to the chip configuration module (CCM) chapter in the device’s reference manual for more
information.
36
1
2
NUM
R1
R2
R3
R4
R5
R6
R7
R8
All AC timing is shown with respect to 50% V
During low power STOP, the synchronizers for the RESET input are bypassed and RESET is asserted asynchronously
to the system. Thus, RESET must be held a minimum of 100 ns.
Configuration Overrides*:
(RCON, Override pins])
Reset and Configuration Override Timing
RESET Input valid to CLKOUT High
CLKOUT High to RESET Input invalid
RESET Input valid Time
CLKOUT High to RSTOUT Valid
RSTOUT valid to Config. Overrides valid
Configuration Override Setup Time to RSTOUT invalid
Configuration Override Hold Time after RSTOUT invalid
RSTOUT invalid to Configuration Override High Impedance
CLKOUT
RSTOUT
RESET
MCF523x Integrated Microprocessor Hardware Specification, Rev. 4
Figure 17. RESET and Configuration Override Timing
GPIO Outputs
Table 15. Reset and Configuration Override Timing
GPIO Inputs
CLKOUT
2
(V
R1
Characteristic
DD
= 2.7 to 3.6 V, V
Figure 16. GPIO Timing
DD
G3
levels unless otherwise noted.
R3
SS
G1
= 0 V, T
G4
R2
A
= T
R4
L
G2
to T
R5
Symbol
t
t
t
CHROV
t
ROVCV
t
ROICZ
t
t
t
RVCH
CHRI
RIVT
COH
COS
H
)
1
R6
Min
1.5
20
—
—
9
5
0
0
Freescale Semiconductor
R4
Max
R7
10
—
—
—
—
—
—
1
R8
t
t
t
Unit
CYC
CYC
CYC
ns
ns
ns
ns
ns