AT91M55800A-33CI Atmel, AT91M55800A-33CI Datasheet

Page 1

... Available in a 176-lead LQFP (Green) or 176-ball BGA Package (RoHS-compliant) 1. Description The AT91M55800A is a member of the Atmel AT91 16/32-bit microcontroller family, which is based on the ARM7TDMI processor core. This processor has a high-perfor- mance 32-bit RISC architecture with a high-density 16-bit instruction set and very low power consumption ...

Page 2

... The device is manufactured using Atmel’s high-density CMOS technology. By combining the ARM7TDMI processor core with an on-chip SRAM, a wide range of peripheral functions, analog interfaces and low-power oscillators on a monolithic chip, the Atmel AT91M55800A is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many ultra low-power applications. ...

Page 3

... PA13/FIQ 125 82 PA14/SCK0 126 83 PA15/TXD0 127 84 PA16/RXD0 128 85 PA17/SCK1 129 86 PA18/TXD1/NTRI 130 87 VDDCORE 131 88 VDDIO 132 AT91M55800A Summary AT91M55800A Pin AT91M55800A GND 133 GND 134 PA19/RXD1 135 PA20/SCK2 136 PA21/TXD2 137 PA22/RXD2 138 PA23/SPCK 139 PA24/MISO 140 PA25/MOSI 141 PA26/NPCS0/NSS 142 ...

Page 4

... A17 J2 A18 J3 VDDIO J4 A16 J5 – J6 – J7 – J8 – J9 – J10 – J11 – J12 PA29/NPCS3 J13 SHDN J14 VDDPLL J15 PLLRC AT91M55800A Summary 4 AT91M55800A Pin C1 A0/NLB E1 C2 NCS0 E2 C3 VDDIO E3 C4 VDDCORE E4 C5 TMS E5 C6 VDDIO E6 C7 MCK0 E7 C8 PB13 E8 C9 ...

Page 5

... PA0/TCLK3 P9 M10 GND P10 M11 PA23/SPCK P11 M12 GND P12 M13 PA21/TXD2 P13 M14 PA24/MISO P14 M15 XIN P15 176-lead LQFP Pinout 132 133 176 AT91M55800A Summary AT91M55800A Pin D15 PB22/TCLK1 PB26/TIOA2 PA2/TIOB3 PA7/TIOA5 PA10/IRQ1 PA11/IRQ2 PA13/FIQ PA17SCK1 PA18/TXD1/NTRI PA20/SCK2 AT91M55800A ...

Page 6

... Figure 2-2. AT91M55800A Summary 6 176-ball BGA Pinout 1745FS–ATARM–18-Apr-06 ...

Page 7

... Master in slave out Master out slave in Slave select Peripheral chip select Parallel I/O port A Parallel I/O port B Watchdog timer overflow Analog input channels ADC0 external trigger ADC1 external trigger Analog reference AT91M55800A Summary Active Type Level Comments Output – I/O – Output Low ...

Page 8

... Power backup GNDBU Ground backup Power VDDCORE Digital core power VDDIO Digital I/O power VDDPLL Main oscillator and PLL power GND Digital ground GNDPLL PLL ground AT91M55800A Summary 8 Active Type Level Comments Analog out – Analog ref – Input – Output – ...

Page 9

... Peripheral Channels Interface PIOA Controller WD: Watchdog Timer Chip ID 1 PDC DAC0 Channel 1 PDC DAC1 Channel 4-Channel ADC0 4-Channel ADC1 Analog AT91M55800A Summary NRST Reset VDDIO, VDDCORE GND D0 - D15 A1 - A23 A0/NLB NRD/NOE NWR0/NWE NWR1/NUB NWAIT NCS0 - NCS7 EBI User Interface PB18/BMS PIOB ...

Page 10

... External Bus Interface (EBI) and the AMBA Bridge drives the APB, which is designed for accesses to on-chip peripherals and optimized for low power consumption. The AT91M55800A microcontroller implements the ICE port of the ARM7TDMI processor on dedicated pins, offering a complete, low cost and easy-to-use debug solution for target debugging. ...

Page 11

... The data length is program- mable, from 8- to 16-bit. The two identical 4-channel 10-bit analog-to-digital converters (ADC) are based on a Succes- sive Approximation Register (SAR) approach. The two identical single-channel 10-bit digital-to-analog converters (DAC). 1745FS–ATARM–18-Apr-06 AT91M55800A Summary 11 ...

Page 12

... Power consumption Thermal and reliability considerations AC characteristics Product overview Ordering information Packaging information Soldering profile AT91M55800A Summary 12 Document Title ARM7TDMI (Thumb) Datasheet AT91M55800A Datasheet AT91M55800A Electrical Characteristics AT91M55800A Summary Datasheet (this document) Literature Number 0673 1745 1727 1745S 1745FS–ATARM–18-Apr-06 ...

Page 13

... Input/Output Considerations After the reset, the peripheral I/Os are initialized as inputs to provide the user with maximum flexibility recommended that in any application phase, the inputs to the AT91M55800A microcontroller be held at valid logic levels to minimize the power consumption. 1745FS–ATARM–18-Apr-06 Nominal Power Combinations ...

Page 14

... NRST. In either Boundary Scan or ICE Mode a reset can be performed from the same or different cir- cuitry, as shown in be asserted after each power-up. (See the AT91M55800A electrical datasheet, Atmel lit° 1727, for the necessary minimum pulse assertion time.) Figure 7-1. ...

Page 15

... Tri-state Mode The AT91M55800A provides a Tri-state Mode, which is used for debug purposes. This enables the connection of an emulator probe to an application board without having to desol- der the device from the target board. In Tri-state Mode, all the output pin drivers of the AT91M55800A microcontroller are disabled ...

Page 16

... The ARM vectors (Reset, Abort, Data Abort, Prefetch Abort, Undefined Instruction, Interrupt, Fast Interrupt) are mapped from address 0x0 to address 0x20. In order to allow these vectors to be redefined dynamically by the software, the AT91M55800A microcontroller uses a remap command that enables switching between the boot memory and the internal RAM bank addresses ...

Page 17

... Access Select Mode) or two 8-bit devices in parallel that emulate a 16-bit memory (Byte-write Access mode). The External Bus Interface features also the Early Read Protocol, configurable for all the devices, that significantly reduces access time requirements on an external device. 1745FS–ATARM–18-Apr-06 AT91M55800A Summary 17 ...

Page 18

... Peripherals The AT91M55800A peripherals are connected to the 32-bit wide Advanced Peripheral Bus. Peripheral registers are only word accessible. Byte and half-word accesses are not supported byte or a half-word access is attempted, the memory controller automatically masks the lowest address bits and generates a word access. ...

Page 19

... Power-down mode: RTC active, supply on the rest of the circuit deactivated 8.1.2 RTC: Real Time Clock The AT91M55800A features a Real-time Clock (RTC) peripheral that is designed for very low power consumption. It combines a complete time-of-day clock with alarm and a two-hundred year Gregorian calendar, complemented by a programmable periodic interrupt. ...

Page 20

... It can generate an internal reset or interrupt, or assert an active level on the dedicated pin NWDOVF. All programming registers are pass- word-protected to prevent unintentional programming. 8.1.6 SF: Special Function The AT91M55800A provides registers which implement the following special functions. • Chip identification • RESET status AT91M55800A Summary 20 ...

Page 21

... TC: Timer/Counter The AT91M55800A features two Timer/Counter blocks that include three identical 16-bit timer/counter channels. Each channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse-width modulation. ...

Page 22

... Packaging Information Figure 9-1. 176-lead Thin Quad Flat Pack Package Drawing aaa PIN 1 ddd AT91M55800A Summary 22 ccc bbb 0. 1745FS–ATARM–18-Apr-06 ...

Page 23

... Min 0.09 0.09 0.45 0.08 0.08 0 0.05 1.35 Tolerances of form and position b Min Nom Max Min 0.17 0.20 0.27 0.17 mg AT91M55800A Summary Nom Max 0.20 0.16 0.6 0.75 1.00 REF 0.2 3 1.6 0.15 1.4 1.45 0.2 0 Nom Max BSC ccc 0 ...

Page 24

... Figure 9-2. 176-ball Ball Grid Array Package Drawing Top View Table 9-4. Device and 176-ball BGA Package Maximum Weight 606 AT91M55800A Summary 24 Bottom View Symbol Maximum aaa 0.1 bbb 0.1 ddd 0.1 eee 0.03 fff 0.04 ggg 0.03 hhh 0.1 kkk ...

Page 25

... The package is certified to be backward compatible with Pb/Sn soldering profile. gives the recommended soldering profile from J-STD-20C. Soldering Profile RoHS Compliant Package It is recommended to apply a soldering temperature higher than 250°C. AT91M55800A Summary Green Package 3 C/sec. max. 180 sec. max. 60 sec. to 150 sec. ...

Page 26

... Ordering Information Table 11-1. Ordering Information Ordering Code AT91M55800A-33AU AT91M55800A-33CJ AT91M55800A Summary 26 Package Package Type LQFP 176 Green BGA 176 RoHS-compliant Temperature Operating Range Industrial (- 1745FS–ATARM–18-Apr-06 ...

Page 27

... Section 7.4.2 ”NTRST Pin” info added Figure 7-1, “Separate or Common Reset Management,” 10. ”Soldering Profile” Standard Soldering Profile section errased 11. ”Ordering Information” AT91M55800A-33AI LQFP176 Sn/Pb package removed AT91M55800A-33CI BGA 176 Sn/Pb package removed AT91M55800A Summary added to chapter Change Request Ref. 05-330 ...

Page 28

... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...