DSP56F803BU80 Freescale Semiconductor, DSP56F803BU80 Datasheet - Page 23

IC DSP 80MHZ 31.5K FLASH 100LQFP

DSP56F803BU80

Manufacturer Part Number
DSP56F803BU80
Description
IC DSP 80MHZ 31.5K FLASH 100LQFP
Manufacturer
Freescale Semiconductor
Series
56F8xxr
Datasheet

Specifications of DSP56F803BU80

Core Processor
56800
Core Size
16-Bit
Speed
80MHz
Connectivity
CAN, EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
16
Program Memory Size
71KB (35.5K x 16)
Program Memory Type
FLASH
Ram Size
2.5K x 16
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56F803BU80
Manufacturer:
MOTOLOLA
Quantity:
996
Part Number:
DSP56F803BU80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F803BU80
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
DSP56F803BU803
Manufacturer:
FREESCAL
Quantity:
329
Part Number:
DSP56F803BU80E
Manufacturer:
SHARP
Quantity:
5 600
Part Number:
DSP56F803BU80E
Manufacturer:
FREESCAL
Quantity:
364
Part Number:
DSP56F803BU80E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F803BU80E
Manufacturer:
FREESCALE
Quantity:
20 000
Figure 3-3
3.4 Flash Memory Characteristics
Freescale Semiconductor
Standby
Read
Word Program
Page Erase
Mass Erase
Input Signal
Active state, when a bus or signal is driven, and enters a low impedance state
Tri-stated, when a bus or signal is placed in a high impedance state
Data Valid state, when a signal level has reached V
Data Invalid state, when a signal level is in transition between V
1. X address enable, all rows are disabled when XE = 0
2. Y address enable, YMUX is disabled when YE = 0
3. Sense amplifier enable
4. Output enable, tri-state Flash data out bus when OE = 0
Note: The midpoint is V
shows the definitions of the following signal states:
Data Invalid State
Mode
Data1 Valid
Data1
Figure 3-2 Input Signal Measurement References
Fall Time
IL
XE
H
H
H
H
L
Data Active
+ (V
Midpoint1
1
Table 3-5 Flash Memory Truth Table
IH
V
YE
– V
IH
H
H
L
L
L
2
IL
Figure 3-3 Signal States
)/2.
56F803 Technical Data, Rev. 16
Data2 Valid
SE
Data2
H
L
L
L
L
3
OE
Low
V
H
L
L
L
L
IL
4
OL
or V
PROG
Tri-stated
H
L
L
L
L
OH
Data
5
OL
ERASE
Rise Time
and V
H
H
L
L
L
High
OH
6
Data3 Valid
Data3
Data Active
MAS1
H
L
L
L
L
Flash Memory Characteristics
7
90%
50%
10%
NVSTR
H
H
H
L
L
8
23

Related parts for DSP56F803BU80