MC68HC908JB12JDW Freescale Semiconductor, MC68HC908JB12JDW Datasheet - Page 260

IC MCU 12K FLASH 6MHZ USB 20SOIC

MC68HC908JB12JDW

Manufacturer Part Number
MC68HC908JB12JDW
Description
IC MCU 12K FLASH 6MHZ USB 20SOIC
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheets

Specifications of MC68HC908JB12JDW

Core Processor
HC08
Core Size
8-Bit
Speed
6MHz
Connectivity
SCI, USB
Peripherals
LED, LVD, POR, PWM
Number Of I /o
13
Program Memory Size
12KB (12K x 8)
Program Memory Type
FLASH
Ram Size
384 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
20-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908JB12JDW
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JB12JDWE
Manufacturer:
XILINX
Quantity:
152
Clock Generator Module (CGM)
13.9.6 Phase Detector Control Register (PDCR)
13.10 Pre-Defined VCO Output Frequency Settings
Technical Data
260
Frequency
Channel
(MHz)
26.54
26.59
26.64
26.69
26.74
Frequency
Crystal
(MHz)
12
12
12
12
12
Table 13-1. Predefined Programming Setting for PLL
Address:
Reset:
The phase detector control register configures the phase detector for
both PLLs.
PHD_[7:0] — Phase detector Control Bits for both PLLs
The exact frequency values for the following required channels cannot
be synthesized by using a reference frequency higher than 10kHz. An
absolute offset frequency from +1.66kHz to +1.89kHz will be introduced
for different channels and the maximum relative offset is only ±115Hz
with 1.775kHz as the center point (see
Programming Setting for
further minimized by reducing the crystal frequency by 60 ppm (360Hz)
in actual application.
Read:
Write:
Set PHD_[7:0] = $70 for maximum performance.
Figure 13-14. Phase Detector Control Register (PDCR)
Divider R
PHD_7
$0059
Bit 7
1
288
338
268
370
302
Clock Generator Module (CGM)
PHD_6
6
0
Frequency
Reference
41.67
35.50
44.78
32.43
39.74
(kHz)
PHD_5
5
0
PLL). The absolute offset frequency can be
PHD_4
Divider N
4
1
637
749
595
823
673
Table 13-1 . Predefined
PHD_3
3
0
Frequency
MC68HC908JB16
26.54166
26.59171
26.64179
26.69189
26.74172
PHD_2
(MHz)
VCO
Freescale Semiconductor
2
0
PHD_1
1
0
Absolute
Offset
+1.66
+1.71
+1.79
+1.89
+1.72
(kHz)
Rev. 1.1
PHD_0
Bit 0
0

Related parts for MC68HC908JB12JDW